BQ24705 Datasheet, PDF (8/30 Pages) Texas Instruments – Host-Controlled Multi-Chemistry Battery Charger With Low Input Power Detect

bq24705
SLUS779 – DECEMBER 2007
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
7.0 V ≤ V_PVCC ≤ 24 V, 0°C < T_J < +125°C, typical values are at T_A = 25°C, with respect to AGND (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
V_{BTST_REFRESH}
Bootstrap refresh comparator threshold
voltage
V_BTST – V_PH when low side refresh
pulse is requested
4
V
PWM LOW SIDE DRIVER (LODRV)
R_{DS_LO_ON}
Low side driver turn-on resistance
R_{DS_LO_OFF}
Low side driver turn-off resistance
PWM DRIVERS TIMING
REGN = 6 V, tested at 100 mA
REGN = 6 V, tested at 100 mA
3
6
Ω
0.6 1.2
Driver Dead Time — Dead time when
switching between LODRV and HIDRV. No
load at LODRV and HIDRV
30
ns
PWM OSCILLATOR
F_SW
PWM switching frequency
V_{RAMP_HEIGHT} PWM ramp height
QUIESCENT CURRENT
As percentage of PVCC
480 600 720 kHz
6.6
%PVCC
I_{OFF_STATE}
I_AC
I_{AC_SWITCH}
Total off-state battery current from SRP,
SRN, BAT, VCC, BTST, PH, etc.
Adapter quiescent current
Adapter switching quiescent current
V_BAT = 16.8 V, V_ACDET < 0.6 V,
V_PVCC > 5 V, T_J = 85°C
V_BAT = 16.8 V, V_ACDET < 0.6 V,
V_PVCC > 5 V, T_J = 125°C
V_PVCC = 20 V, charge disabled
V_PVCC = 20 V, Charge enabled,
converter running, total gate charge =
2 × 10 nC
7
10
µA
7
11
2.8
4 mA
25
mA
INTERNAL SOFT START (8 steps to regulation current)
Soft start steps
8
step
Soft start step time
1.7
ms
CHARGER SECTION POWER-UP SEQUENCING
Charge-enable delay after power-up
Delay from when adapter is detected
to when the charger is allowed to turn
on
518 700 908 ms
ISYNSET AMPLIFIER AND COMPARATOR (SYNCHRONOUS TO NON-SYNCHRONOUS TRANSITION)
Accuracy
5 mV
–20%
20%
A_ISYNSET
Gain
ISYNSET pin voltage
ISYNSET amplifier gain
250
V/I
1
V
V_ISYNSET
ISYNSET rising deglitch
ISYNSET falling deglitch
20
µs
640
µs
LOGIC IO PIN CHARACTERISTICS (CHGEN)
V_{IN_LO}
Input low threshold voltage
V_{IN_HI}
Input high threshold voltage
V_BIAS
Input bias current
LOGIC INPUT PIN CHARACTERISTICS (CELLS)
V_CHGEN = 0 to V_REGN
0.8 V
2.1
1 µA
V_{IN_LO}
V_{IN_MID}
Input low threshold voltage, 3 cells
Input mid threshold voltage, 2 cells
CELLS voltage falling edge
CELLS voltage rising for MIN,
CELLS voltage falling for MAX
0.5
0.8
1.8 V
V_{IN_HI}
Input high threshold voltage, 4 cells
CELLS voltage rising
I_{BIAS_FLOAT}
Input bias float current for 2-cell selection V = 0 to V_REGN
OPEN-DRAIN LOGIC OUTPUT PIN CHARACTERISTICS (DPMDET)
2.5
–1
1 µA
V_{OUT_LO}
Output low saturation voltage
Delay, rising/falling
Sink Current = 5 mA
0.5 V
10
ms
8
Submit Documentation Feedback
Product Folder Link(s) :bq24705
Copyright © 2007, Texas Instruments Incorporated