English
Language : 

SM320F28335-EP Datasheet, PDF (79/169 Pages) Texas Instruments – Digital Signal Controller (DSC)
SM320F28335-EP
www.ti.com
SPRS581C – JUNE 2009 – REVISED JANUARY 2010
Table 4-7. McBSP Register Summary
NAME
McBSP-A McBSP-B
ADDRESS ADDRESS
DATA REGISTERS, RECEIVE, TRANSMIT
DRR2
0x5000 0x5040
DRR1
0x5001 0x5041
DXR2
0x5002 0x5042
DXR1
0x5003 0x5043
McBSP CONTROL REGISTERS
SPCR2
0x5004 0x5044
SPCR1
0x5005 0x5045
RCR2
0x5006 0x5046
RCR1
0x5007 0x5047
XCR2
0x5008 0x5048
XCR1
0x5009 0x5049
SRGR2
0x500A 0x504A
SRGR1
0x500B 0x504B
MULTICHANNEL CONTROL REGISTERS
MCR2
0x500C 0x504C
MCR1
0x500D 0x504D
RCERA
0x500E 0x504E
RCERB
0x500F 0x504F
XCERA
0x5010 0x5050
XCERB
0x5011 0x5051
PCR
0x5012 0x5052
RCERC
0x5013 0x5053
RCERD
0x5014 0x5054
XCERC
0x5015 0x5055
XCERD
0x5016 0x5056
RCERE
0x5017 0x5057
RCERF
0x5018 0x5058
XCERE
0x5019 0x5059
XCERF
0x501A 0x505A
RCERG
0x501B 0x505B
RCERH
0x501C 0x505C
XCERG
0x501D 0x505D
XCERH
0x501E 0x505E
MFFINT
0x5023 0x5063
TYPE RESET VALUE DESCRIPTION
R
0x0000
McBSP Data Receive Register 2
R
0x0000
McBSP Data Receive Register 1
W
0x0000
McBSP Data Transmit Register 2
W
0x0000
McBSP Data Transmit Register 1
R/W
0x0000
McBSP Serial Port Control Register 2
R/W
0x0000
McBSP Serial Port Control Register 1
R/W
0x0000
McBSP Receive Control Register 2
R/W
0x0000
McBSP Receive Control Register 1
R/W
0x0000
McBSP Transmit Control Register 2
R/W
0x0000
McBSP Transmit Control Register 1
R/W
0x0000
McBSP Sample Rate Generator Register 2
R/W
0x0000
McBSP Sample Rate Generator Register 1
R/W
0x0000
McBSP Multichannel Register 2
R/W
0x0000
McBSP Multichannel Register 1
R/W
0x0000
McBSP Receive Channel Enable Register Partition A
R/W
0x0000
McBSP Receive Channel Enable Register Partition B
R/W
0x0000
McBSP Transmit Channel Enable Register Partition A
R/W
0x0000
McBSP Transmit Channel Enable Register Partition B
R/W
0x0000
McBSP Pin Control Register
R/W
0x0000
McBSP Receive Channel Enable Register Partition C
R/W
0x0000
McBSP Receive Channel Enable Register Partition D
R/W
0x0000
McBSP Transmit Channel Enable Register Partition C
R/W
0x0000
McBSP Transmit Channel Enable Register Partition D
R/W
0x0000
McBSP Receive Channel Enable Register Partition E
R/W
0x0000
McBSP Receive Channel Enable Register Partition F
R/W
0x0000
McBSP Transmit Channel Enable Register Partition E
R/W
0x0000
McBSP Transmit Channel Enable Register Partition F
R/W
0x0000
McBSP Receive Channel Enable Register Partition G
R/W
0x0000
McBSP Receive Channel Enable Register Partition H
R/W
0x0000
McBSP Transmit Channel Enable Register Partition G
R/W
0x0000
McBSP Transmit Channel Enable Register Partition H
R/W
0x0000
McBSP Interrupt Enable Register
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): SM320F28335-EP
Peripherals
79