TPA5050_07 Datasheet, PDF (7/21 Pages) Texas Instruments – STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL

TPA5050
www.ti.com
SLOS492B – MAY 2006 – REVISED MAY 2007
APPLICATION INFORMATION (continued)
GENERAL I²C OPERATION
The I²C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a
system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte
(8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is
acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master
device driving a start condition on the bus and ends with the master device driving a stop condition on the bus.
The bus uses transitions on the data terminal (SDA) while the clock is high to indicate start and stop conditions.
A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit
transitions must occur within the low time of the clock period. These conditions are shown in Figure 5. The
master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another
device and then wait for an acknowledge condition. The TPA5050 holds SDA low during acknowledge clock
period to indicate an acknowledgement. When this occurs, the master transmits the next byte of the sequence.
Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share
the same signals via a bidirectional bus using a wired-AND connection.
An external pull-up resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. When
the bus level is 5 V, pull-up resistors between 1 kΩ and 2 kΩ in value must be used.
8- Bit Data for
Register (N)
8- Bit Data for
Register (N+1)
Figure 5. Typical I²C Sequence
There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the
last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence
is shown in Figure 5.
The 7-bit address for the TPA5050 is selectable using the 3 address pins (ADD2, ADD1, ADD0). Table 1 lists
the 8 possible slave addresses.
FIXED ADDRESS
(4 MSB bits)
1101
1101
1101
1101
1101
1101
1101
1101
Table 1. I²C Slave Address
ADD2
0
0
0
0
1
1
1
1
SELECTABLE ADDRESS BITS
ADD1
0
0
1
1
0
0
1
1
ADD0
0
1
0
1
0
1
0
1
SINGLE-AND MULTIPLE-BYTE TRANSFERS
The serial control interface supports both single-byte and multi-byte read/write operations for all registers.
During multiple-byte read operations, the TPA5050 responds with data, a byte at a time, starting at the register
assigned, as long as the master device continues to respond with acknowledges.
Submit Documentation Feedback
7