SN74ALVCH162260 Datasheet, PDF (7/11 Pages) Texas Instruments – 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SN74ALVCH162260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS
SCAS570H – MARCH 1996 – REVISED JUNE 1999
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figures 1 through 3)
fclock
tw
Clock frequency
Pulse duration, LE1B, LE2B, LEA1B, or LEA2B
high
tsu
Setup time, data before LE1B, LE2B, LEA1B, or
LEA2B, high or low
Hold time, data after LE1B, LE2B, LEA1B, or
th
LEA2B, high or low
† _{This information was not available at the time of publication.}
VCC = 1.8 V
MIN MAX
†
VCC = 2.5 V
± 0.2 V
MIN MAX
150
VCC = 2.7 V
MIN MAX
150
VCC = 3.3 V
± 0.3 V
MIN MAX
150
UNIT
MHz
†
3.3
3.3
3.3
ns
†
1.4
1.1
1.1
ns
†
1.6
1.9
1.5
ns
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figures 1 through 3)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
fmax
A
B
B
A
tpd
A
LE
B
SEL
A
A
ten
OE
B
A
tdis
OE
B
† _{This information was not available at the time of publication.}
VCC = 1.8 V
MIN TYP
†
†
†
†
†
†
†
†
†
†
VCC = 2.5 V
± 0.2 V
MIN MAX
150
1 5.9
1 5.7
1 5.6
1 6.1
1 6.9
1 6.7
1 7.2
1 5.7
1 6.2
VCC = 2.7 V
MIN MAX
150
5.8
5.1
5.2
5.9
6.6
6.4
7.1
5
5.5
VCC = 3.3 V
± 0.3 V
MIN MAX
150
1.2 4.9
1.2 4.3
1 4.4
1
5
1.1 5.6
1 5.4
1
6
1.3 4.6
1.3 5.1
UNIT
MHz
ns
ns
ns
operating characteristics, T_A = 25°C
PARAMETER
TEST CONDITIONS
Cpd
Power dissipation
capacitance
All outputs enabled
All outputs disabled
CL = 50 pF,
† _{This information was not available at the time of publication.}
f = 10 MHz
VCC = 1.8 V
TYP
†
†
VCC = 2.5 V
TYP
37
4
VCC = 3.3 V
TYP
41
7
UNIT
pF
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
7