English
Language : 

BQ20Z90_07 Datasheet, PDF (7/27 Pages) Texas Instruments – SBS 1.1-COMPLIANT GAS GAUGE ENABLED WITH IMPEDANCE TRACK™ TECHNOLOGY FOR USE WITH THE bq29330
bq20z90
www.ti.com
SLUS662A – DECEMBER 2005 – REVISED JUNE 2006
SMBus TIMING SPECIFICATIONS
VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
fSMB
fMAS
tBUF
tHD:STA
tSU:STA
tSU:STO
tHD:DAT
SMBus operating frequency
SMBus master clock frequency
Bus free time between start and stop
Hold time after (repeated) start
Repeated start setup time
Stop setup time
Data hold time
Slave mode, SMBC 50% duty cycle
Master mode, no clock low slave extend
Receive mode
Transmit mode
tSU:DAT
tTIMEOUT
tLOW
tHIGH
tLOW:SEXT
tLOW:MEXT
tF
tR
Data setup time
Error signal/detect
Clock low period
Clock high period
Cumulative clock low slave extend time
Cumulative clock low master extend time
Clock/data fall time
Clock/data rise time
See (1)
See (2)
See (3)
See (4)
(VILMAX– 0.15 V) to (VIHMIN + 0.15 V)
0.9 VCC to (VILMAX – 0.15 V)
MIN TYP MAX UNIT
10
51.2
100
kHz
4.7
4
µs
4.7
4
0
300
ns
250
25
35 ms
4.7
µs
4
50
25
ms
10
300
ns
1000
(1) The bq20z90 times out when any clock low exceeds tTIMEOUT.
(2) tHIGH:MAX. is minimum bus idle time. SMBC = 1 for t > 50 µs causes reset of any transaction involving the bq20z90 that is in progress.
(3) tLOW:SEXT is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
(4) tLOW:MEXT is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
SMBus TIMING DIAGRAM
Submit Documentation Feedback
7