English
Language : 

BQ27500 Datasheet, PDF (6/39 Pages) Texas Instruments – System-Side Impedance Track™ Fuel Gauge
bq27500
bq27501
System-Side Impedance Track™ Fuel Gauge
SLUS785 – SEPTEMBER 2007
www.ti.com
ADC (TEMPERATURE AND CELL MEASUREMENT) CHARACTERISTICS (continued)
TA = –40°C to 85°C, 2.4 V < VCC < 2.6 V; Typical Values at TA = 25°C and VCC = 2.5 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP MAX
tADC_CONV
Conversion time
Resolution
125
14
15
VADC_OS
ZADC1
Input offset
Effective input resistance (TS, RID
[bq27501 only])
1
8
ZADC2
IADC_LKG
Effective input resistance (BAT)(1)
Input Leakage Current(1)
bq27500/1 not measuring cell voltage
bq27500/1 measuging cell voltage
8
100
0.3
(1) Specified by design. Not tested in production.
UNIT
ms
bits
mV
MΩ
MΩ
kΩ
μA
3.9 DATA FLASH MEMORY CHARACTERISTICS
TA = –40°C to 85°C, 2.4 V < VCC < 2.6 V; Typical Values at TA = 25°C and VCC = 2.5 V (unless otherwise noted)
tON
tWORDPROG
ICCPROG
PARAMETER
Data retention
Flash programming write-cycles
Word programming time
Flash-write supply current
TEST CONDITIONS
See (1)
See (1)
See (1)
MIN
10 (1)
20,000
TYP
5
MAX
2
10
(1) Specified by design. Not production tested
UNIT
Years
Cycles
ms
mA
3.10 I2C-COMPATIBLE INTERFACE COMMUNICATION TIMING CHARACTERISTICS
TA = –40°C to 85°C, 2.4 V < VCC < 2.6 V; Typical Values at TA = 25°C and VCC = 2.5 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP MAX
tr
tf
tw(H)
tw(L)
tsu(STA)
td(STA)
tsu(DAT)
th(DAT)
SCL/SDA rise time
SCL/SDA fall time
SCL pulse width (high)
SCL pulse width (low)
Setup for repeated start
Start to first falling edge of SCL
Data setup time
Data hold time
Receive mode
Transmit mode
1
300
4
4.7
4.7
4
250
0
300
tsu(STOP)
tBUF
fSCL
tBUSERR
Setup time for stop
Bus free time between stop and start
Clock frequency
Bus error timeout
4
4.7
10
100
17.3
21.2
UNIT
μs
ns
μs
μs
μs
μs
ns
ns
μs
μs
kHz
s
6
ELECTRICAL SPECIFICATIONS
Submit Documentation Feedback