English
Language : 

BQ20Z60-R1 Datasheet, PDF (6/15 Pages) Texas Instruments – SBS 1.1-COMPLIANT GAS GAUGE ENABLED WITH IMPEDANCE TRACK™ TECHNOLOGY FOR USE WITH THE bq29330
bq20z60-R1
SLUS991 – DECEMBER 2009
www.ti.com
OSCILLATOR (continued)
VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
t(SXO) Start-up time(3)
LOW FREQUENCY OSCILLATOR
MIN
TYP
MAX
2.5
5
f(LOSC)
f(LEIO)
t(LSXO)
Operating frequency
Frequency error(2) (4)
Start-up time (5)
TA = 20°C to 70°C
32.768
–2.5
0.25
2.5
–1.5
0.25
1.5
500
(3) The start-up time is defined as the time it takes for the oscillator output frequency to be within 1 % of the specified frequency.
(4) The frequency error is measured from 32.768 kHz.
(5) The start-up time is defined as the time it takes for the oscillator output frequency to be ± 3%.
UNIT
ms
kHz
%
μs
DATA FLASH MEMORY CHARACTERISTICS
VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
tDR
Data retention
See (1)
Flash programming write-cycles
See (1)
t(WORDPROG)
I(DDdPROG)
Word programming time
Flash-write supply current
See (1)
See (1)
(1) Specified by design. Not production tested.
MIN
10
20,000
TYP
MAX UNIT
Years
Cycles
2 ms
5
10 mA
REGISTER BACKUP
VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
I(RB)
V(RB)
RB data-retention input current
RB data-retention voltage(1)
V(RB) > V(RBMIN), VCC < VIT-
V(RB) > V(RBMIN), VCC < VIT-,
TA = 0°C to 50°C
(1) Specified by design. Not production tested.
MIN
TYP
MAX UNIT
1500
40
160 nA
1.7
V
SMBus TIMING SPECIFICATIONS
VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
fSMB
SMBus operating frequency
fMAS
SMBus master clock frequency
Slave mode, SMBC 50% duty cycle
Master mode, no clock low slave
extend
tBUF
tHD:STA
tSU:STA
tSU:STO
tHD:DAT
Bus free time between start and stop
Hold time after (repeated) start
Repeated start setup time
Stop setup time
Data hold time
Receive mode
Transmit mode
tSU:DAT
tTIMEOUT
tLOW
tHIGH
Data setup time
Error signal/detect
Clock low period
Clock high period
See (1)
See (2)
MIN
TYP
MAX UNIT
10
100
51.2
kHz
4.7
4
μs
4.7
4
0
300
ns
250
25
35 ms
4.7
μs
4
50
(1) The bq20z60-R1 times out when any clock low exceeds tTIMEOUT.
(2) tHIGH:MAX. is minimum bus idle time. SMBC = 1 for t > 50 μs causes reset of any transaction involving the bq20z60-R1 that is in
progress.
6
Submit Documentation Feedback
Product Folder Link(s) :bq20z60-R1
Copyright © 2009, Texas Instruments Incorporated