English
Language : 

DS91C176TMAX-NOPB Datasheet, PDF (5/19 Pages) Texas Instruments – DS91D176/DS91C176 100 MHz Single Channel M-LVDS Transceivers
DS91C176, DS91D176
www.ti.com
SNLS146L – MARCH 2006 – REVISED APRIL 2013
Electrical Characteristics (continued)
Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2) (3) (4)
Parameter
Test Conditions
Min Typ Max Units
SUPPLY CURRENT (VCC)
ICCD
Driver Supply Current
ICCZ
TRI-STATE Supply Current
ICCR
Receiver Supply Current
RL = 50Ω, DE = VCC, RE = VCC
DE = GND, RE = VCC
DE = GND, RE = GND
20 29.5 mA
6
9.0 mA
14 18.5 mA
Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2)
Parameter
Test Conditions
Min Typ Max Units
DRIVER AC SPECIFICATION
tPLH
Differential Propagation Delay Low to High
tPHL
tSKD1 (tsk(p))
tSKD3
tTLH (tr)
tTHL (tf)
Differential Propagation Delay High to Low
Pulse Skew |tPLHD − tPHLD| (3) (4)
Part-to-Part Skew (5) (5)
Rise Time (4)
Fall Time (4)
tPZH
Enable Time (Z to Active High)
tPZL
Enable Time (Z to Active Low )
tPLZ
Disable Time (Active Low to Z)
tPHZ
Disable Time (Active High to Z)
tJIT
Random Jitter, RJ (4)
fMAX
Maximum Data Rate
RECEIVER AC SPECIFICATION
RL = 50Ω, CL = 5 pF,
CD = 0.5 pF
Figure 9 and Figure 10
RL = 50Ω, CL = 5 pF,
CD = 0.5 pF
See Figure 11 and Figure 12
100 MHz Clock Pattern (6)
1.3 3.4 5.0 ns
1.3 3.1 5.0 ns
300 420 ps
1.3 ns
1.0 1.8 3.0 ns
1.0 1.8 3.0 ns
8
ns
8
ns
8
ns
8
ns
2.5 5.5 psrms
200
Mbps
tPLH
tPHL
tSKD1 (tsk(p))
tSKD3
tTLH (tr)
tTHL (tf)
tPZH
tPZL
tPLZ
tPHZ
fMAX
Propagation Delay Low to High
Propagation Delay High to Low
Pulse Skew |tPLHD − tPHLD| (3) (4)
Part-to-Part Skew (5) (4)
Rise Time (4)
Fall Time (4)
Enable Time (Z to Active High)
Enable Time (Z to Active Low)
Disable Time (Active Low to Z)
Disable Time (Active High to Z)
Maximum Data Rate
CL = 15 pF
2.0 4.7 7.5 ns
See Figure 13, Figure 14 and Figure 15 2.0
5.3
7.5
ns
0.6 1.7 ns
1.3 ns
0.5 1.2 2.5 ns
0.5 1.2 2.5 ns
RL = 500Ω, CL = 15 pF
See Figure 16 and Figure 17
10
ns
10
ns
10
ns
10
ns
200
Mbps
(1) All typicals are given for VCC = 3.3V and TA = 25°C.
(2) CL includes fixture capacitance and CD includes probe capacitance.
(3) tSKD1, |tPLHD − tPHLD|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative
going edge of the same channel.
(4) Not production tested. Specified by a statistical analysis on a sample basis at the time of characterization.
(5) tSKD3, Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This
specification applies to devices at the same VCC and within 5°C of each other within the operating temperature range.
(6) Stimulus and fixture Jitter has been subtracted.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DS91C176 DS91D176