TPS65132_15 Datasheet, PDF (46/64 Pages) Texas Instruments – TPS65132 Single Inductor - Dual Output Power Supply

TPS65132
SLVSBM1G – JUNE 2013 – REVISED AUGUST 2015
Table 18. Table Of Graphs (continued)
PARAMETER
CONDITIONS
Power-up/down
Sequencing
Simultaneous — no load without Active Discharge
Power-up/down
Sequencing
Simultaneous — no load with Active Discharge
INRUSH CURRENT
Inrush Current Simultaneous — no load — SYNC = HIGH — L = 2.2 µH
Inrush Current Sequential — no load — SYNC = HIGH — L = 2.2 µH
LOAD REGULATION
V_POS vs Output
Current
V_POS = 5.0 V — SYNC = HIGH — I_POS = 0 mA to 150 mA — L = 2.2 µH
V_POS vs Output
Current
V_POS = 5.4 V — SYNC = HIGH — I_POS = 0 mA to 150 mA — L = 2.2 µH
V_NEG vs Output
Current
V_NEG = –5.0 V — SYNC = HIGH — I_NEG = 0 mA to 150 mA — L = 2.2 µH
V_NEG vs Output
Current
V_NEG = –5.4 V — SYNC = HIGH — I_NEG = 0 mA to 150 mA — L = 2.2 µH
LINE REGULATION
V_POS vs Output
Voltage
V_IN = 2.5 V to 5.5 V — V_POS = 5.0 V — SYNC = HIGH — I_POS = 120 mA — L = 2.2 µH
V_POS vs Output
Voltage
V_IN = 2.5 V to 5.5 V — V_POS = 5.4 V — SYNC = HIGH — I_POS = 120 mA — L = 2.2 µH
V_NEG vs Output
Voltage
V_IN = 2.5 V to 5.5 V — V_NEG = –5.0 V — SYNC = HIGH — I_NEG = 120 mA — L = 2.2 µH
V_NEG vs Output
Voltage
V_IN = 2.5 V to 5.5 V — V_NEG = –5.4 V — SYNC = HIGH — I_NEG = 120 mA — L = 2.2 µH
spacer
www.ti.com
Figure
Figure 108
Figure 109
Figure 110
Figure 111
Figure 112
Figure 113
Figure 114
Figure 115
Figure 116
Figure 117
Figure 118
Figure 119
NOTE
In this section, I_OUT means that the outputs are loaded with I_POS = –I_NEG simultaneously.
46
Submit Documentation Feedback
Product Folder Links: TPS65132
Copyright © 2013–2015, Texas Instruments Incorporated