LP38842-ADJ_15 Datasheet, PDF (4/15 Pages) Texas Instruments – 1.5A Ultra Low Dropout Adjustable Linear Regulators Stable with Ceramic Output Capacitors

LP38842-ADJ
SNVS304A – FEBRUARY 2005 – REVISED APRIL 2013
www.ti.com
ELECTRICAL CHARACTERISTICS⁽¹⁾
Limits in standard typeface are for T_J = 25°C, and limits in boldface type apply over the full operating temperature range.
Unless otherwise specified: V_IN = V_O(NOM) + 1V, V_BIAS = 4.5V, I_L = 10 mA, C_IN = 10 µF CER, C_OUT = 22 µF CER, V_S/D = V_BIAS.
Min/Max limits are specified through testing, statistical correlation, or design.
Symbol
Parameter
Conditions
MIN
TYP ⁽²⁾
MAX
Units
V_ADJ
I_ADJ
ΔV_O/ΔV_IN
ΔV_O/ΔI_L
V_DO
Adjust Pin Voltage
Adjust Pin Bias Current
Output Voltage Line Regulation ⁽³⁾
Output Voltage Load Regulation ⁽⁴⁾
Dropout Voltage ⁽⁵⁾
10 mA < I_L < 1.5A
V_O(NOM) + 1V ≤ V_IN ≤ 5.5V
4.5V ≤ V_BIAS ≤ 5.5V
10 mA < I_L < 1.5A
V_O(NOM) + 1V ≤ V_IN ≤ 5.5V
4.5V ≤ V_BIAS ≤ 5.5V
V_O(NOM) + 1V ≤ V_IN ≤ 5.5V
10 mA < I_L < 1.5A
I_L = 1.5A
0.552
0.543
0.56
0.568
0.577
V
1
µA
0.01
%/V
0.1
0.4
1.1
%/A
115
175
315
mV
I_Q(V_IN)
Quiescent Current Drawn from V_IN
Supply
10 mA < I_L < 1.5A
30
35
40
mA
V_S/D ≤ 0.3V
0.06
1
30
µA
I_Q(V_BIAS)
Quiescent Current Drawn from V_BIAS 10 mA < I_L < 1.5A
Supply
2
4
6
mA
V_S/D ≤ 0.3V
0.03
1
30
µA
UVLO
V_BIAS Voltage Where Regulator
Output Is Enabled
3.8
V
I_SC
Short-Circuit Current
Shutdown Input
V_OUT = 0V
4
A
V_SDT
Output Turn-off Threshold
Output = ON
Output = OFF
0.7
1.3
V
0.3
0.7
Td (OFF)
Td (ON)
I_S/D
θ_J-A
Turn-OFF Delay
Turn-ON Delay
S/D Input Current
Junction to Ambient Thermal
Resistance
R_LOAD X C_OUT << Td (OFF)
R_LOAD X C_OUT << Td (ON)
V_S/D =1.3V
V_S/D ≤ 0.3V
SO PowerPAD-8 Package ⁽⁶⁾
20
µs
15
1
µA
−1
43
°C/W
AC Parameters
PSRR (V_IN)
PSRR (V_BIAS)
Ripple Rejection for V_IN Input Voltage
Ripple Rejection for V_BIAS Voltage
Output Noise Density
V_IN = V_OUT +1V, f = 120 Hz
V_IN = V_OUT + 1V, f = 1 kHz
V_BIAS = V_OUT + 3V, f = 120 Hz
V_BIAS = V_OUT + 3V, f = 1 kHz
f = 120 Hz
80
65
dB
58
58
1
µV/root−
Hz
e_n
Output Noise Voltage
V_OUT = 1.5V
BW = 10 Hz − 100 kHz
BW = 300 Hz − 300 kHz
150
µV (rms)
90
(1) If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to
ground.
(2) Typical numbers represent the most likely parametric norm for 25°C operation.
(3) Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.
(4) Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load
to full load.
(5) Dropout voltage is defined as the minimum input to output differential required to maintain the output with 2% of nominal value.
(6) For optimum heat dissipation, the ground pad must be soldered to a copper plane or connected using vias to an internal copper plane.
4
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LP38842-ADJ