TMS320C6211B Datasheet, PDF (32/83 Pages) Texas Instruments – FIXED-POINT DIGITAL SIGNAL PROCESSORS

TMS320C6211, TMS320C6211B
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS073K − AUGUST 1998 − REVISED MARCH 2004
clock PLL
All of the internal C62x clocks are generated from a single source through the CLKIN pin. This source clock
either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or
bypasses the PLL to become the internal CPU clock.
To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5
shows the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Figure 6 shows the
external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.
To minimize the clock jitter, a single clean power supply should power both the C62x device and the external
clock oscillator circuit. Noise coupling into PLLF will directly impact PLL clock jitter. The minimum CLKIN rise
and fall times should also be observed. For the input clock timing requirements, see the input and output clocks
electricals section.
Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source
must meet the DSP requirements in this data sheet (see the electrical characteristics over recommended
ranges of suppy voltage and operating case temperature table and the input and output clocks electricals
section). Table 18 lists some examples of compatible CLKIN external clock sources.
Table 18. Compatible CLKIN External Clock Sources
COMPATIBLE PARTS FOR
EXTERNAL CLOCK SOURCES (CLKIN)
Oscillators
PLL
PART NUMBER
JITO-2
STA series, ST4100 series
SG-636
342
MK1711-S, ICS525-02
MANUFACTURER
Fox Electronix
SaRonix Corporation
Epson America
Corning Frequency Control
Integrated Circuit Systems
3.3V
PLLV
C3
10 mF
C4
0.1 mF
CLKMODE0
CLKIN
PLLMULT
PLL
PLLCLK
CLKIN
LOOP FILTER
Internal to
C6211/C6211B
1
CPU
0
CLOCK
Available Multiply Factors
CLKMODE0
PLL Multiply
Factors
CPU Clock
Frequency
f(CPUCLOCK)
0
x1(BYPASS)
1 x f(CLKIN)
1
x4
4 x f(CLKIN)
C2
C1
R1
(For C1, C2, and R1 values, see Table 19.)
NOTES: A. Keep the lead length and the number of vias between the PLLF pin, the PLLG pin, and R1, C1, and C2 to a minimum. In addition,
place all PLL external components (R1, C1, C2, C3, C4, and the EMI Filter) as close to the C6000 device as possible. For the best
performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or
components other than the ones shown.
B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4,
and the EMI filter).
C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_DD.
D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.
Figure 5. External PLL Circuitry for Either PLL x4 Mode or x1 (Bypass) Mode
32
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443