English
Language : 

MSP430F15X Datasheet, PDF (31/77 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER
MSP430F15x, MSP430F16x, MSP430F161x
MIXED SIGNAL MICROCONTROLLER
SLAS368G − OCTOBER 2002 − REVISED MARCH 2011
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
wake-up LPM3
t(LPM3) Delay time
PARAMETER
TEST CONDITIONS
VCC = 2.2 V/3 V, fDCO ≥ fDCO43
MIN TYP MAX UNIT
6 μs
RAM
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
VRAMh See Note 1
CPU HALTED
1.6
V
NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution
should take place during this supply voltage condition.
Comparator_A (see Note 1)
PARAMETER
I(DD)
I(Refladder/Refdiode)
V(IC)
Common-mode input
voltage
TEST CONDITIONS
CAON=1, CARSEL=0, CAREF=0
CAON=1, CARSEL=0,
CAREF=1/2/3, no load at
P2.3/CA0/TA1 and P2.4/CA1/TA2
CAON =1
VCC
2.2 V
3V
2.2 V
3V
2.2 V/3 V
MIN TYP
25
45
30
45
MAX
40
60
50
71
UNIT
μA
μA
0
VCC−1 V
V(Ref025)
V(Ref050)
Voltage @ 0.25 VCC node
VCC
Voltage @ 0.5VCC node
VCC
PCA0=1, CARSEL=1, CAREF=1,
no load at P2.3/CA0/TA1 and
P2.4/CA1/TA2
PCA0=1, CARSEL=1, CAREF=2,
no load at P2.3/CA0/TA1 and
P2.4/CA1/TA2
2.2 V/3 V
0.23 0.24 0.25
2.2 V/3 V
0.47 0.48
0.5
V(RefVT)
V(offset)
Vhys
(see Figure 6 and Figure 7)
Offset voltage
Input hysteresis
t(response LH)
PCA0=1, CARSEL=1, CAREF=3,
no load at P2.3/CA0/TA1 and
P2.4/CA1/TA2 TA = 85°C
See Note 2
CAON=1
TA = 25°C, Overdrive 10 mV,
Without filter: CAF=0
TA = 25°C, Overdrive 10 mV,
With filter: CAF=1
2.2 V
3V
2.2 V/3 V
2.2 V/3 V
2.2 V
3V
2.2 V
3V
390 480
400 490
−30
0 0.7
130 210
80 150
1.4 1.9
0.9 1.5
540
mV
550
30 mV
1.4 mV
300
ns
240
3.4
μs
2.6
t(response HL)
TA = 25°C, Overdrive 10 mV,
Without filter: CAF=0
TA = 25°C, Overdrive 10 mV,
With filter: CAF=1
2.2 V
3V
2.2 V
3V
130 210
80 150
1.4 1.9
0.9 1.5
300
ns
240
3.4
μs
2.6
NOTES: 1. The leakage current for the Comparator_A terminals is identical to Ilkg(Px.x) specification.
2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements.
The two successive measurements are then summed together.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
31