DAC5687IPZPR Datasheet, PDF (30/79 Pages) Texas Instruments – 16-BIT, 500 MSPS 2–8 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)

DAC5687
SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006
www.ti.com
Register Name: QMCB_GAIN_0—Address: 0x14, Default = 0x00
BIT 7
BIT 0
qmc_gain_b(7:0)
0
0
0
0
0
0
0
0
qmc_gain_b(7:0): Bits 7:0 of the QMC B path gain word. Updates to this register do not take effect until
DACA_OFFSET_0 has been written.
Register Name: QMC_PHASE_0—Address: 0x15, Default = 0x00
BIT 7
qmc_phase(7:0)
0
0
0
0
0
0
0
qmc_phase(7:0): Bits 7:0 of the QMC phase word. Updates to this register do not take effect until
DACA_OFFSET_0 has been written.
BIT 0
0
Register Name: QMC_PHASE_GAIN_1—Address: 0x16, Default = 0x00
BIT 7
BIT 0
qmc_phase(9:8)
0
0
qmc_gain_a(10:8)
0
0
0
qmc_gain_b(10:8)
0
0
0
qmc_phase(9:8): Bits 9:8 of the QMC phase word. Updates to this register do not take effect until
DACA_OFFSET_0 has been written.
qmc_gain_a(10:8): Bits 10:8 of the QMC A path gain word. Updates to this register do not take effect until
DACA_OFFSET_0 has been written.
qmc_gain_b(10:8): Bits 10:8 of the QMC B path gain word. Updates to this register do not take effect until
DACA_OFFSET_0 has been written.
Register Name: DACA_GAIN_0—Address: 0x17, Default = 0x00
BIT 7
BIT 0
daca_gain(7:0)
0
0
0
0
0
0
0
0
daca_gain(7:0): Bits 7:0 of the DAC A gain adjustment word.
Register Name: DACB_GAIN_0—Address: 0x18, Default = 0x00
BIT 7
BIT 0
dacb_gain(7:0)
0
0
0
0
0
0
0
0
dacb_gain(7:0): Bits 7:0 of the DAC B gain adjustment word.
Register Name: DACA_DACB_GAIN_1—Address: 0x19, Default = 0xFF
BIT 7
daca_gain(11:8)
dacb_gain(11:8)
1
1
1
1
1
1
1
daca_gain(11:8): Bits 11:8 of the DAC A gain word. Four MSBs of gain control for DAC A.
dacb_gain(11:8): Bits 11:8 of the DAC B gain word. Four MSBs of gain control for DAC B.
BIT 0
1
30
Submit Documentation Feedback
Product Folder Link(s): DAC5687
Copyright © 2005–2006, Texas Instruments Incorporated