English
Language : 

SN74CB3Q3306ADCUR Datasheet, PDF (3/15 Pages) Texas Instruments – Dual FET Bus Switch 2.5-V/3.3-V Low-Voltage High-Bandwidth Bus Switch
www.ti.com
SN74CB3Q3306A
SCDS113E – DECEMBER 2002 – REVISED JANUARY 2011
SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)
A
B
VCC
Charge
Pump
EN(1)
(1) EN is the internal enable signal applied to the switch.
ABSOLUTE MAXIMUM RATINGS(1)
over operating free-air temperature range (unless otherwise noted)
VCC Supply voltage range
VIN Control input voltage range(2) (3)
VI/O Switch I/O voltage range(2) (3) (4)
IIK Control input clamp current
II/OK I/O port clamp current
II/O ON-state switch current(5)
Continuous current through each VCC or
GND
qJA Package thermal impedance(6)
Tstg Storage temperature range
VIN < 0
VI/O < 0
DCU
PW
MIN MAX UNIT
–0.5 4.6 V
–0.5
7V
–0.5
7V
–50 mA
–50 mA
±64 mA
±100 mA
TBD
°C/W
88
–65 150 °C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground, unless otherwise specified.
(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(4) VI and VO are used to denote specific conditions for VI/O.
(5) II and IO are used to denote specific conditions for II/O.
(6) The package thermal impedance is calculated in accordance with JESD 51-7.
RECOMMENDED OPERATING CONDITIONS(1)
VCC
Supply voltage
VIH
High-level control input
voltage
VCC = 2.3 V to 2.7 V
VCC = 2.7 V to 3.6 V
VIL
Low-level control input
voltage
VCC = 2.3 V to 2.7 V
VCC = 2.7 V to 3.6 V
VI/O
Data input/output voltage
TA
Operating free-air temperature
MIN MAX
2.3 3.6
1.7 5.5
2 5.5
0 0.7
0 0.8
0 5.5
–40 85
UNIT
V
V
V
V
°C
(1) All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
Copyright © 2002–2011, Texas Instruments Incorporated
Product Folder Link(s) :SN74CB3Q3306A
Submit Documentation Feedback
3