DRV8811_15 Datasheet, PDF (3/32 Pages) Texas Instruments – DRV8811 Stepper Motor Controller IC

www.ti.com
6 Pin Configuration and Functions
DRV8811
SLVS865I – SEPTEMBER 2008 – REVISED JANUARY 2015
PWP (HTSSOP) PACKAGE
ISENA 1
HOME 2
DIR 3
AOUT1 4
DECAY 5
RCA 6
GND 7
VREF 8
RCB 9
VCC 10
BOUT1 11
USM1 12
USM0 13
ISENB 14
GND
(PPAD)
28 VMA
27 SLEEPn
26 ENABLEn
25 AOUT2
24 CP2
23 CP1
22 VCP
21 GND
20 VGD
19 STEP
18 BOUT2
17 RESETn
16 SRn
15 VMB
PIN
NAME NO.
I/O ⁽¹⁾
POWER AND GROUND
GND
7, 21 -
VMA
28
-
VMB
15
-
VCC
10
-
CP1
23
IO
CP2
24
IO
VCP
22
IO
VGD
20
IO
CONTROL
ENABLEn 26
I
SLEEPn
27
I
DECAY
5
I
STEP
DIR
USM0
19
I
3
I
13
I
USM1
12
I
RESETn
17
I
SRn
16
I
VREF
RCA
8
I
6
I
RCB
9
I
ISENA
1
-
ISENB
14
-
OUTPUTS
AOUT1
4
O
Pin Functions
DESCRIPTION
EXTERNAL COMPONENTS OR CONNECTIONS
Device ground
Bridge A power supply
Bridge B power supply
Logic supply voltage
Charge pump flying capacitor
Charge pump flying capacitor
High-side gate drive voltage
Low-side gate drive voltage
Connect to motor supply (8 V to 38 V). Both VMA and VMB must be
connected to same supply.
Connect to 3-V to 5-V logic supply. Bypass to GND with a 0.1-μF
ceramic capacitor
Connect a 0.22-μF capacitor between CP1 and CP2
Connect a 0.22-μF capacitor between CP1 and CP2
Connect a 0.22-μF ceramic capacitor to V_M
Bypass to GND with a 0.22-μF ceramic capacitor
Enable input
Sleep mode input
Decay mode select
Step input
Direction input
Microstep mode 0
Microstep mode 1
Reset input
Sync. Rect. enable input
Current set reference input
Bridge A blanking and off time adjust
Bridge B blanking and off time adjust
Bridge A ground / Isense
Bridge B ground / Isense
Logic high to disable device outputs, logic low to enable outputs
Logic high to enable device, logic low to enter low-power sleep mode
Voltage applied sets decay mode - see motor driver description for
details. Bypass to GND with a 0.1-μF ceramic capacitor
Rising edge causes the indexer to move one step
Level sets the direction of stepping
USM0 and USM1 set the step mode - full step, half step, quarter
step, or eight microsteps/step
USM0 and USM1 set the step mode - full step, half step, quarter
step, or eight microsteps/step
Active-low reset input initializes the indexer logic and disables the H-
bridge outputs
Active-low. When low, synchronous rectification is enabled. Weak
internal pulldown.
Reference voltage for winding current set
Connect a parallel resistor and capacitor to GND - see motor driver
description for details
Connect a parallel resistor and capacitor to GND - see motor driver
description for details
Connect to current sense resistor for bridge A
Connect to current sense resistor for bridge B
Bridge A output 1
Connect to bipolar stepper motor winding A
(1) Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input/output
Copyright © 2008–2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: DRV8811