English
Language : 

THS6214 Datasheet, PDF (26/41 Pages) Texas Instruments – Dual-Port, Differential, VDSL2 Line Driver Amplifiers
THS6214
SBOS431 – MAY 2009 ....................................................................................................................................................................................................... www.ti.com
As this turns ratio changes, the minimum allowed
supply voltage changes along with it. The peak
current in the amplifier output is given by:
±IP =
1
´
2
2 ´ VLPP
n
´
1
4RM
(9)
with VPP as defined in Equation 8, and RM as defined
in Equation 3 and shown in Figure 83.
RM
VPP
=
2VLPP
n
VLPP
n
RM
RL
VLPP
Figure 83. Driver Peak Output Voltage
With the previous information available, it is now
possible to select a supply voltage and the turns ratio
desired for the transformer, as well as calculate the
headroom for the THS6214.
The model, shown in Figure 84, can be described
with the following set of equations:
1. As the available output swing:
VPP = VCC - (V1 + V2) - IP ´ (R1 + R2)
(10)
2. Or as the required supply voltage:
VCC = VPP + (V1 + V2) + IP ´ (R1 + R2)
(11)
The minimum supply voltage for power and load
requirements is given by Equation 11.
V1, V2, R1, and R2 are given in Table 2 for ±12V
operation.
Table 2. Line Driver Headroom Model Values
V1
R1
V2
R2
±12V
1V
0.6Ω
1V
1.2Ω
When using a synthetic output impedance circuit (see
Figure 82), a significant drop is noticed in bandwidth
from the specification that appears in the Electrical
Characteristics tables. This apparent drop in
bandwidth for the differential signal is a result of the
apparent increase in the feedback transimpedance as
seen for each amplifier. This feedback
transimpedance equation is given below.
Z
FB
=
R
F
´
1+2´
RS
RL
+
RS
RP
1+2´
RS
RL
+
RS
RP
-
RF
RP
(12)
To increase 0.1dB flatness to the frequency of
interest, adding a serial RC in parallel with the gain
resistor may be needed, as shown in Figure 85.
RS
1/4
THS6214
RF
RP
RM
VIN
RG
RP
CM
RF
ZLINE
100W
+VCC
R1
V1
1/4
RS
THS6214
Figure 85. +0.1dB Flatness Compensation Circuit
VOUT
IP
V2
R2
Figure 84. Line Driver Headroom Model
26
Submit Documentation Feedback
Product Folder Link(s): THS6214
Copyright © 2009, Texas Instruments Incorporated