English
Language : 

TSC2117 Datasheet, PDF (24/192 Pages) Texas Instruments – Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller
TSC2117
Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D
Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller
SLAS550A – APRIL 2009 – REVISED JUNE 2009
www.ti.com
5.3.1 Software
Software development for the TSC2117 is supported through TI's comprehensive PurePath™ Studio
software development environment, a powerful, easy-to-use tool designed specifically to simplify software
development on Texas Instruments miniDSP audio platforms. The graphical development environment
consists of a library of common audio functions that can be dragged and dropped into an audio signal flow
and graphically connected together. The DSP code can then be assembled from the graphical signal flow
with the click of a mouse.
See the TSC2117 product folder on www.ti.com to learn more about PurePath Studio and the latest status
on available, ready-to-use DSP algorithms.
5.4 Digital Processing Low-Power Modes
The TSC2117 device can be tuned to minimize power dissipation, to maximize performance, or to an
operating point between the two extremes to best fit the application. The choice of processing blocks,
PRB_P1 to PRB_P25 for stereo playback and PRB_R4 to PRB_R18 for mono recording, also influences
the power consumption. In fact, the numerous processing blocks have been implemented to offer a choice
among configurations having a different balance of power-optimization and signal-processing capabilities.
5.4.1 ADC, Mono, 48 kHz, DVDD = 1.8 V, AVDD = 3.3 V
AOSR = 128, Processing Block = PRB_R4 (Decimation Filter A)
Power consumption = 9.01 mW
Table 5-1. PRB_R4 Alternative Processing Blocks, 9.01 mW
Processing Block
PRB_R5
PRB_R6
Filter
A
A
Estimated Power Change (mW)
0.23
0.22
AOSR = 64, Processing Block = PRB_R11 (Decimation Filter B)
Power consumption = 7.99 mW
Table 5-2. PRB_R11 Alternative Processing Blocks, 7.99 mW
Processing Block
PRB_R4
PRB_R5
PRB_R6
PRB_R10
PRB_R12
Filter
A
A
A
B
B
Estimated Power Change (mW)
0.43
0.67
0.66
–0.14
0.04
5.4.2 ADC, Mono, 8 kHz, DVDD = 1.8 V, AVDD = 3.3 V
AOSR = 128, Processing Block = PRB_R4 (Decimation Filter A)
Power consumption = 6.77 mW
Table 5-3. PRB_R4 Alternative Processing Blocks, 6.77 mW
Processing Block
PRB_R5
PRB_R6
Filter
A
A
Estimated Power Change (mW)
0.03
0.03
24
APPLICATION INFORMATION
Submit Documentation Feedback