English
Language : 

MSP430X11X2 Datasheet, PDF (19/47 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER
◁
MSP430x11x2, MSP430x12x2
MIXED SIGNAL MICROCONTROLLER
SLAS361D − JANUARY 2002 − REVISED AUGUST 2004
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
outputs Port 1 to Port 3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7
PARAMETER
TEST CONDITIONS
MIN TYP
MAX UNIT
VOH High-level output voltage
I(OHmax) = −1.5 mA
I(OHmax) = −6 mA
I(OHmax) = −1.5 mA
I(OHmax) = −6 mA
VCC = 2.2 V
VCC = 3 V
See Note 1
See Note 2
See Note 1
See Note 2
VCC−0.25
VCC−0.6
VCC−0.25
VCC−0.6
VCC
VCC
V
VCC
VCC
I(OLmax) = 1.5 mA
See Note 1
VSS
I(OLmax) = 6 mA
VCC = 2.2 V
See Note 2
VSS
VOL Low-level output voltage
I(OLmax) = 1.5 mA
See Note 1
VSS
I(OLmax) = 6 mA
VCC = 3 V
See Note 2
VSS
VSS+0.25
VSS+0.6
V
VSS+0.25
VSS+0.6
NOTES:
1. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage
drop specified.
2. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage
drop specified.
outputs P1.x, P2.x, P3.x, TAx
PARAMETER
f(P20)
f(TAx)
Output frequency
TEST CONDITIONS
P2.0/ACLK, CL = 20 pF
TA0, TA1, TA2, CL = 20 pF,
Internal clock source, SMCLK signal applied (see Note 1)
VCC
2.2 V/3 V
2.2 V/3 V
MIN TYP
dc
P1.4/SMCLK,
CL = 20 pF
fSMCLK = fLFXT1 = fXT1
fSMCLK = fLFXT1 = fLF
fSMCLK = fLFXT1/n
2.2 V/3 V
40%
35%
50%−
15 ns
50%
t(Xdc)
Duty cycle of O/P
frequency
fSMCLK = fDCOCLK
2.2 V/3 V
50%−
15 ns
50%
P2.0/ACLK,
CL = 20 pF
fP20 = fLFXT1 = fXT1
fP20 = fLFXT1 = fLF
fP20 = fLFXT1/n
2.2 V/3 V
40%
30%
50%
t(TAdc)
TA0, TA1, TA2,
CL = 20 pF, Duty cycle = 50% 2.2 V/3 V
0
NOTES: 1. The limits of the system clock MCLK has to be met. MCLK and SMCLK can have different frequencies.
MAX
fSystem
fSystem
60%
65%
50%+
15 ns
50%+
15 ns
60%
70%
±50
UNIT
MHz
ns
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
19
 ▷