TLC5905 Datasheet, PDF(17/27 Page) Texas Instruments

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TLC5905 Datasheet, PDF (17/27 Pages) Texas Instruments – LED DRIVER

◁

PRINCIPLES OF OPERATION

TLC5905

LED DRIVER

SLLS401 â NOVEMBER 1999

OVM (output voltage monitor) function (continued)

output signal check for XDOWN1, XDOWN2

XDOWN1 or XDOWN2 can be forced to a low level by setting the appropriate latch value for OVM. This allows

investigation of the correct connection of XDOWN1 or XDOWN2 to the external system. Since both XDOWN1

and XDOWN2 terminal are open-collector outputs, outputs of multiple ICs are brought together.

OVM comparator setting

Setting the OVM latch is shown in Table 5. Note that the comparison voltage is set to the default value of 0.3 V

when MCENA tied to a low level.

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ MONITOR CONTROL DATA

MSB

LSB

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 0000

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 0001â

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 0010

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 0011

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 0100

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 0101

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 0110

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 0111

1000

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 1001

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 1010

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 1011

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 1100

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 1101

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 1110

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ 1111

ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ â MCENA is low.

Table 5. OVM Setting

COMPARISON

VOLTAGE

XDOWN1

XDOWN2

NO COMPARISON

0.3 V

0.4 V

0.5 V

0.6 V

0.7 V

0.8 V

0.9 V

1.0 V

1.1 V

1.2 V

1/3 Ã VCC(ANA)

1/2 Ã VCC(ANA)

2/3 Ã VCC(ANA)

0.3 V

DEPEND ON TSD/WDT

HIâZ

DEPEND ON OVM COMPARATOR

SOUT output timing selection

The timing for the SOUT output can be switched by selecting the SOMODE level. When SOMODE is low, SOUT

is clocked out synchronizing to the rising edge of SCLK. When SOMODE is high, SOUT is clocked out

synchronizing to the falling edge of SCLK. When the shift operation with SOMODE high, data can be protected

from shift error even if the SCLK signal is buffered in serial externally. In this case, when ICs are connected in

cascade, the maximum data transfer speed will be slower than the case of SOMODE low.

protection

This device incorporates WDT and TSD functions. If the WDT or TSD is turned on, then the constant current

output is stopped and XDOWN1 goes low. Therefore, by monitoring XDOWN1 terminal, these failures can be

detected immediately. Since the XDOWN1 output is configured as an open collector, outputs of multiple ICs are

brought together.

â¢ POST OFFICE BOX 655303 DALLAS, TEXAS 75265

▷