English
Language : 

TRF7963ARHBR Datasheet, PDF (16/63 Pages) Texas Instruments – FULLY INTEGRATED 13.56-MHz RFID EADER/WRITER FOR ISO14443A,B/NFC STANDARDS
TRF7963A
SLOS758C – DECEMBER 2011 – REVISED JANUARY 2013
www.ti.com
Mode
EN2
Mode 2
5 VDC
x
Mode 2
3.3 VDC
x
Mode 1
5 VDC
x
Mode 1
3.3 VDC
x
Standby Mode
5 VDC
x
Standby Mode
3.3 VDC
x
Sleep Mode
1
Power Down
0
Table 5-3. Power Modes(1) (continued)
EN
Chip
Status
Control
Register
(0x00)
Regulator
Control
Register
(0x0B)
Trans-
mitter
Receiver
SYS_CLK
(13.56
MHz)
SYS_CLK
(60 kHz)
VDD_X
Typical
Current
(mA)
Typical
Power
Out
(dBm)
Time
(From
Previous
State)
1
03
07
Off
On
On
x
On
10.5
—
~20-25 µs
1
02
00
Off
On
On
x
On
9
—
1
01
07
Off
Off
On
x
On
5
—
~20-25 µs
1
00
00
Off
Off
On
x
On
3
1
81
07
Off
Off
On
x
On
3
—
4.8 ms
1
80
0
x
0
x
00
Off
Off
On
x
On
2
—
x
Off
Off
Off
On
On
0.120
—
1.5 ms
x
Off
Off
Off
Off
Off
<0.001
—
Start
The input pin EN2 has two functions:
• A direct connection from EN2 to VIN to ensure the availability of the regulated supply VDD_X and an
auxiliary clock signal (60 kHz, SYS_CLK) for an external MCU. This mode (EN = 0, EN2 = 1) is
intended for systems in which the MCU is also being supplied by the reader supply regulator (VDD_X)
and the MCU clock is supplied by the SYS_CLK output of the reader. This allows the MCU supply and
clock to be available during sleep mode.
• EN2 enables the start-up of the reader system from complete power down (EN = 0, EN2 = 0). In this
case, the EN input is being controlled by the MCU (or other system device) that is without supply
voltage during complete power down (thus unable to control the EN input). A rising edge applied to the
EN2 input (which has an approximately 1-V threshold level) starts the reader supply system and 13.56-
MHz oscillator (identical to condition EN = 1).
When user MCU is controlling EN and EN2, a delay of 5 ms between EN and EN2 must be used. In cases
where MCU is only controlling EN, EN2 is recommended to be connected to either VIN or GND,
depending on the application MCU requirements/needs for VDD_X and SYS_CLK.
NOTE
Using EN=1 and EN2=1 in parallel at start up should not be done as it may cause incorrect
operation.
This start-up mode lasts until all of the regulators have settled and the 13.56-MHz oscillator has stabilized.
If the EN input is set high (EN = 1) by the MCU (or other system device), the reader stays active. If the EN
input is not set high (EN = 0) within 100 µs after the SYS_CLK output is switched from auxiliary clock (60
kHz) to high-frequency clock (derived from the crystal oscillator), the reader system returns to complete
Power-Down Mode 1. This option can be used to wake the reader system from complete Power Down
(PD Mode 1) by using a pushbutton switch or by sending a single pulse.
After the reader EN line is high, the other power modes are selected by control bits within the Chip Status
Control register (0x00). The power mode options and states are listed in Table 5-3.
When EN is set high (or on rising edge of EN2 and then confirmed by EN = 1) the supply regulators are
activated and the 13.56-MHz oscillator started. When the supplies are settled and the oscillator frequency
is stable, the SYS_CLK output is switched from the auxiliary frequency of 60 kHz to the 13.56-MHz
frequency derived from the crystal oscillator. At this time, the reader is ready to communicate and perform
the required tasks. The MCU can then program the Chip Status Control register 0x00 and select the
operation mode by programming the additional registers.
16
Detailed System Description
Submit Documentation Feedback
Product Folder Links: TRF7963A
Copyright © 2011–2013, Texas Instruments Incorporated