ADC12D1000CIUT Datasheet, PDF (15/73 Pages) Texas Instruments – ADC12D1000/ADC12D1600 12-Bit, 2.0/3.2 GSPS Ultra High-Speed ADC

www.ti.com
Dynamic Converter Characteristics (continued)
Symbol
Parameter
Conditions
THD
Total Harmonic Distortion
2nd Harm
Second Harmonic Distortion
3rd Harm
Third Harmonic Distortion
SFDR
Spurious-Free Dynamic Range
DES Mode^{(3) (5) (4)}
ENOB
Effective Number of Bits
SINAD
Signal-to-Noise Plus Distortion
Ratio
SNR
Signal-to-Noise Ratio
THD
Total Harmonic Distortion
A_IN = 125 MHz @ -0.5 dBFS
A_IN = 248 MHz @ -0.5 dBFS
A_IN = 498 MHz @ -0.5 dBFS
A_IN = 998 MHz @ -0.5 dBFS
A_IN = 1448 MHz @ -0.5 dBFS
A_IN = 125 MHz @ -0.5 dBFS
A_IN = 248 MHz @ -0.5 dBFS
A_IN = 498 MHz @ -0.5 dBFS
A_IN = 998 MHz @ -0.5 dBFS
A_IN = 1448 MHz @ -0.5 dBFS
A_IN = 125 MHz @ -0.5 dBFS
A_IN = 248 MHz @ -0.5 dBFS
A_IN = 498 MHz @ -0.5 dBFS
A_IN = 998 MHz @ -0.5 dBFS
A_IN = 1448 MHz @ -0.5 dBFS
A_IN = 125 MHz @ -0.5 dBFS
A_IN = 248 MHz @ -0.5 dBFS
A_IN = 498 MHz @ -0.5 dBFS
A_IN = 998 MHz @ -0.5 dBFS
A_IN = 1448 MHz @ -0.5 dBFS
A_IN = 125 MHz @ -0.5 dBFS
A_IN = 248 MHz @ -0.5 dBFS
A_IN = 498 MHz @ -0.5 dBFS
A_IN = 998 MHz @ -0.5 dBFS
A_IN = 1448 MHz @ -0.5 dBFS
A_IN = 125 MHz @ -0.5 dBFS
A_IN = 248 MHz @ -0.5 dBFS
A_IN = 498 MHz @ -0.5 dBFS
A_IN = 998 MHz @ -0.5 dBFS
A_IN = 1448 MHz @ -0.5 dBFS
A_IN = 125 MHz @ -0.5 dBFS
A_IN = 248 MHz @ -0.5 dBFS
A_IN = 498 MHz @ -0.5 dBFS
A_IN = 998 MHz @ -0.5 dBFS
A_IN = 1448 MHz @ -0.5 dBFS
A_IN = 125 MHz @ -0.5 dBFS
A_IN = 248 MHz @ -0.5 dBFS
A_IN = 498 MHz @ -0.5 dBFS
A_IN = 998 MHz @ -0.5 dBFS
A_IN = 1448 MHz @ -0.5 dBFS
ADC12D1000, ADC12D1600
SNAS480M – MAY 2010 – REVISED MARCH 2013
ADC12D1000
Typ
Lim
-68.7
-67
-61
-67.4 -61
-62.9
-63
-75.7
-75.7
-79.8
-70
-67
-71
-68.4
-68.7
-66
-67
71
68.4
61
68.7
61
66
67
ADC12D1600
Typ Lim
-70.3
-66.6 -60
-66
-60
-60.8
-60
-75
-80
-71
-73
-67
-74
-68
-69
-62
-61
70.3
68
60
68.2
60
62
61.9
Units
(Limits)
dB
dB (max)
dB (max)
dB
dB
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc (min)
dBc (min)
dBc
dBc
9.5
9.4
bits
9.4
8.7
9.2
8.6 bits (min)
9.2
9.1
bits
8.8
8.5
bits
8.6
8.5
bits
59
58.2
dB
58.6
54
57
53.5 dB (min)
57.3
56.9
dB
54.5
52.7
dB
53.9
52.7
dB
59.2
58.6
dB
58.9 55.3 57.9 54.6 dB (min)
58.3
57.6
dB
55.9
53.6
dB
54.2
53.3
dB
-74
-68.2
dB
-71.2 -60 -64.6 -60 dB (max)
-63.8
-66.3
dB
-60
-60
dB
-65
-61.7
dB
(5) These measurements were taken in Extended Control Mode (ECM) with the DES Timing Adjust feature enabled (Addr: 7h). This feature
is used to reduce the interleaving timing spur amplitude, which occurs at fs/2-fin, and thereby increase the SFDR, SINAD and ENOB.
Copyright © 2010–2013, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: ADC12D1000 ADC12D1600