English
Language : 

BQ3050 Datasheet, PDF (14/28 Pages) Texas Instruments – 2-Series, 3-Series, and 4-Series Li-Ion Battery Pack Manager
bq3050
SLUSA92A – JANUARY 2011 – REVISED JUNE 2011
www.ti.com
ELECTRICAL CHARACTERISTICS: SBS Timing Characteristics (continued)
Typical values stated where TA = 25ºC and VCC = 14.4 V, Min/Max values stated where TA= –40ºC to 85ºC and VCC = 3.8 V
to 25 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tSU:STA
tSU:STO
tHD:DAT
tSU:DAT
tTIMEOUT
tLOW
tHIGH
tHIGH
tLOW:SEXT
Repeated start setup time
Stop setup time
Data hold time
Data setup time
Error signal/detect
Clock low period
Clock high period
Clock high period
Cumulative clock low slave
extend time
See (1)
See (2)
See (2)
See (3)
4.7
µs
4.0
µs
300
ns
250
ns
25
35
ms
4.7
µs
Disabled
4.0
50
µs
25
ms
tLOW:MEXT
tF
tR
Cumulative clock low master
extend time
Clock/data fall time
Clock/data rise time
See (4)
See (5)
See (6)
10
ms
300
ns
1000
ns
(1) The bq3050 times out when any clock low exceeds tTIMEOUT.
(2) tHIGH, Max, is the minimum bus idle time. SMBC = 1 for t > 50 µs causes reset of any transaction involving bq3050 that is in progress.
This specification is valid when the THIGH_VAL=0. If THIGH_VAL = 1, then the value of THIGH is set by THIGH_1,2 and the timeout is
not SMBus standard.
(3) tLOW:SEXT is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
(4) tLOW:MEXT is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
(5) Rise time tR = VILMAX – 0.15) to (VIHMIN + 0.15)
(6) Fall time tF = 0.9 VDD to (VILMAX – 0.15)
tSU(STOP)
SMBC
tR
T(BUF)
tF
tDH(STA)
SMBC
tF
tR
tW(H)
tW(L)
SMBD
P
S
SMBD
tHD(DATA)
tSU(DATA)
SMBC
SMBD
t(TIMEOUT)
SMBC
tSU(STA)
SMBD
S
Figure 3. SMBus Timing Diagram
14
Copyright © 2011, Texas Instruments Incorporated