TMS320F2809_08 Datasheet, PDF (121/140 Pages) Texas Instruments – Digital Signal Processors

www.ti.com
SPICLK
(clock polarity = 0)
SPICLK
(clock polarity = 1)
SPISOMI
SPISIMO
TMS320F2809, TMS320F2808, TMS320F2806
TMS320F2802, TMS320F2801
TMS320C2802, TMS320C2801, and TMS320F2801x DSPs
SPRS230J – OCTOBER 2003 – REVISED SEPTEMBER 2007
12
13
14
15
16
SPISOMI Data Is Valid
19
20
SPISIMO Data
Must Be Valid
SPISTE^(A)
A. In the slave mode, the SPISTE signal should be asserted low at least 0.5t_c(SPC) (minimum) before the valid SPI clock
edge and remain low for at least 0.5t_c(SPC) after the receiving edge (SPICLK) of the last data bit.
Figure 6-20. SPI Slave Mode External Timing (Clock Phase = 0)
Table 6-37. SPI Slave Mode External Timing (Clock Phase = 1)^(1)(2)(3)(4)
NO.
12 t_c(SPC)S
13 t_w(SPCH)S
t_w(SPCL)S
14 t_w(SPCL)S
t_w(SPCH)S
17 t_{su(SOMI-SPCH)S}
t_{su(SOMI-SPCL)S}
18 t_{v(SPCH-SOMI)S}
t_{v(SPCL-SOMI)S}
21 t_{su(SIMO-SPCH)S}
t_{su(SIMO-SPCL)S}
22 t_{v(SPCH-SIMO)S}
t_{v(SPCL-SIMO)S}
Cycle time, SPICLK
Pulse duration, SPICLK high (clock polarity = 0)
Pulse duration, SPICLK low (clock polarity = 1)
Pulse duration, SPICLK low (clock polarity = 0)
Pulse duration, SPICLK high (clock polarity = 1)
Setup time, SPISOMI before SPICLK high (clock polarity = 0)
Setup time, SPISOMI before SPICLK low (clock polarity = 1
Valid time, SPISOMI data valid after SPICLK low (clock polarity =
0)
Valid time, SPISOMI data valid after SPICLK high
(clock polarity = 1)
Setup time, SPISIMO before SPICLK high (clock polarity = 0)
Setup time, SPISIMO before SPICLK low (clock polarity = 1)
Valid time, SPISIMO data valid after SPICLK high
(clock polarity = 0)
Valid time, SPISIMO data valid after SPICLK low (clock polarity =
1)
MIN
8t_c(LCO)
0.5t_c(SPC)S - 10
0.5t_c(SPC)S - 10
0.5t_c(SPC)S - 10
0.5t_c(SPC)S - 10
0.125t_c(SPC)S
0.125t_c(SPC)S
0.75t_c(SPC)S
0.75t_c(SPC)S
35
35
0.5t_c(SPC)S-10
0.5t_c(SPC)S-10
MAX
0.5t_c(SPC)S
0.5t_c(SPC)S
0.5t_c(SPC)S
0.5t_c(SPC)S
(1) The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
(2) t_c(SPC) = SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
(3) Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 25-MHz MAX, master mode receive 12.5-MHz MAX
Slave mode transmit 12.5-MHz MAX, slave mode receive 12.5-MHz MAX.
(4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Submit Documentation Feedback
Electrical Specifications 121