English
Language : 

BQ3055 Datasheet, PDF (12/23 Pages) Texas Instruments – 2-Series, 3-Series, and 4-Series Li-Ion Battery Pack Manager
bq3055
SLUSA91A – OCTOBER 2010 – REVISED JANUARY 2012
www.ti.com
ELECTRICAL CHARACTERISTICS: SCC Current Protection
Typical values stated where TA = 25ºC and VCC = 14.4 V, Min/Max values stated where TA= –40ºC to 85ºC and VCC = 3.8 V
to 25 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
V(SCCT)
SCC detection threshold voltage RSNS = 0
range, typical
RSNS = 1
–100
–50
–300
mV
–225
mV
ΔV(SCCDT)
SCC detection threshold voltage RSNS = 0
program step
RSNS = 1
–50
mV
–25
mV
V(OFFSET)
SCC offset
–10
10
mV
V(Scale_Err)
SCC scale error
–10
10
%
t(SCCD)
Short Circuit in Charge Delay
0
915
ms
t(SCCD_STEP) SCCD Step options
61
ms
t(DETECT)
Current fault detect time
VSRP – SRN = VTHRESH + 12.5 mV
160
µs
tACC
Over Current and Short Circuit
delay time accuracy
Accuracy of typical delay time
–20
20
%
ELECTRICAL CHARACTERISTICS: SBS Timing Characteristics
Typical values stated where TA = 25ºC and VCC = 14.4 V, Min/Max values stated where TA= –40ºC to 85ºC and VCC = 3.8 V
to 25 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fSMB
SMBus operating frequency
Slave mode, SMBC 50% duty cycle
10
100
kHz
fMAS
SMBus master clock frequency
Master mode, no clock low slave
extend
51.2
kHz
tBUF
Bus free time between start and
stop
4.7
µs
tHD:STA
tSU:STA
tSU:STO
tHD:DAT
tSU:DAT
tTIMEOUT
tLOW
tHIGH
tHIGH
tLOW:SEXT
Hold time after (repeated) start
Repeated start setup time
Stop setup time
Data hold time
Data setup time
Error signal/detect
Clock low period
Clock high period
Clock high period
Cumulative clock low slave
extend time
See (1)
See (2)
See (2)
See (3)
4.0
µs
4.7
µs
4.0
µs
300
ns
250
ns
25
35
ms
4.7
µs
Disabled
4.0
50
µs
25
ms
tLOW:MEXT
tF
tR
Cumulative clock low master
extend time
Clock/data fall time
Clock/data rise time
See (4)
See (5)
See (6)
10
ms
300
ns
1000
ns
(1) The bq3055 times out when any clock low exceeds tTIMEOUT.
(2) tHIGH, Max, is the minimum bus idle time. SMBC = 1 for t > 50 µs causes reset of any transaction involving bq3055 that is in progress.
This specification is valid when the THIGH_VAL=0. If THIGH_VAL = 1, then the value of THIGH is set by THIGH_1,2 and the timeout is
not SMBus standard.
(3) tLOW:SEXT is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
(4) tLOW:MEXT is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
(5) Rise time tR = VILMAX – 0.15) to (VIHMIN + 0.15)
(6) Fall time tF = 0.9 VDD to (VILMAX – 0.15)
12
Submit Documentation Feedback
Product Folder Link(s): bq3055
Copyright © 2010–2012, Texas Instruments Incorporated