TPIC6596 Datasheet, PDF (1/10 Pages) Texas Instruments – POWER LOGIC 8-BIT SHIFT REGISTER

TPIC6596
POWER LOGIC 8-BIT SHIFT REGISTER
SLIS096 – APRIL 2000
D Low r_DS(on) . . . 1.3 Ω Typ
D Avalanche Energy . . . 75 mJ
D Eight Power DMOS Transistor Outputs of
250-mA Continuous Current
D 1.5-A Pulsed Current Per Output
D Output Clamp Voltage at 45 V
D Enhanced Cascading for Multiple Stages
D All Registers Cleared With Single Input
D Low Power Consumption
description
DW OR N PACKAGE
(TOP VIEW)
PGND ₁
V_{CC 2}
SER IN ₃
DRAIN0 4
DRAIN1 5
DRAIN2 6
DRAIN3 7
SRCLR 8
G9
PGND 10
20 ^PGND
19 ^LGND
18 ^{SER OUT}
17 DRAIN7
16 DRAIN6
15 DRAIN5
14 DRAIN4
13 SRCK
12 RCK
11 PGND
The TPIC6596 is a monolithic, high-voltage, high-
current power 8-bit shift register designed for use
in systems that require relatively high load power.
The device contains a built-in voltage clamp on
the outputs for inductive transient protection.
Power driver applications include relays, sole-
noids, and other medium-current or high-voltage
loads.
logic symbol^†
G9
RCK ¹²
8
SRCLR
13
SRCK
EN3
C2
SRG8
R
C1
This device contains an 8-bit serial-in, parallel-out
shift register that feeds an 8-bit D-type storage
register. Data transfers through both the shift and
storage registers on the rising edge of the
shift-register clock (SRCK) and the register clock
(RCK) respectively. The storage register transfers
data to the output buffer when shift-register clear
(SRCLR) is high. When SRCLR is low, all
registers in the device are cleared. When output
enable (G) is held high, all data in the output
buffers is held low and all drain outputs are off.
SER IN ³
1D
4
2
DRAIN0
5
DRAIN1
6
DRAIN2
7
DRAIN3
14
DRAIN4
15
DRAIN5
16
DRAIN6
17
2
DRAIN7
18
SER OUT
When G is held low, data from the storage register
is transparent to the output buffers. The serial
output (SER OUT) is clocked out of the device on
† _{This symbol is in accordance with ANSI/IEEE Std 91-1984}
and IEC Publication 617-12.
the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved
performance for applications where clock signals may be skewed, devices are not located near one another,
or the system must tolerate electromagnetic interference.
Outputs are low-side, open-drain DMOS transistors with output ratings of 45 V and 250-mA continuous sink
current capability. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is
high, the DMOS-transistor outputs have sink current capability.
Separate power and logic level ground pins are provided to facilitate maximum system flexibility. Pins 1, 10, 11,
and 20 are internally connected, and each pin must be externally connected to the power system ground in order
to minimize parasitic inductance. A single-point connection between pin 19, logic ground (LGND), and pins 1,
10, 11, and 20, power grounds (PGND), must be externally made in a manner that reduces crosstalk between
the logic and load circuits.
The TPIC6596 is characterized for operation over the operating case temperature range of – 40°C to 125°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 2000, Texas Instruments Incorporated
1