TLV320AIC3256_15 Datasheet, PDF (1/52 Pages) Texas Instruments – TLV320AIC3256 Ultra Low Power Stereo Audio Codec With Embedded miniDSP

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
TLV320AIC3256
SLOS630C – DECEMBER 2010 – REVISED NOVEMBER 2014
TLV320AIC3256 Ultra Low Power Stereo Audio Codec With Embedded miniDSP
1 Features
•1 Stereo Audio DAC with 100dB SNR
• 5.0mW Stereo 48ksps DAC-to-Ground-Centered
Headphone Playback
• Stereo Audio ADC with 93dB SNR
• 5.2mW Stereo 48ksps ADC Record
• PowerTune™
• Extensive Signal Processing Options
• Embedded miniDSP
• Six Single-Ended or 3 Fully-Differential Analog
Inputs
• Stereo Analog and Digital Microphone Inputs
• Ground-Centered Stereo Headphone Outputs
• Very Low-Noise PGA
• Low Power Analog Bypass Mode
• Programmable Microphone Bias
• Programmable PLL
• 5mm x 5mm 40-pin QFN Package or 3.5mm x
3.3mm 42-ball WCSP
2 Applications
• Portable Navigation Devices (PND)
• Portable Media Player (PMP)
• Mobile Handsets
• Communication
• Portable Computing
• Advanced DSP algorithms
3 Description
The TLV320AIC3256 (also called the AIC3256) is a
flexible, low-power, low-voltage stereo audio codec
with programmable inputs and outputs, PowerTune
capabilities, fully-programmable miniDSP, fixed
predefined and parameterizable signal processing
blocks, integrated PLL, and flexible digital interfaces.
Device Information⁽¹⁾
PART NUMBER
PACKAGE
BODY SIZE (NOM)
TLV320AIC3256
WQFN (40)
DSBGA (42)
5.00 mm x 5.00 mm
3.49 mm x 3.29 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
4 Simplified Block Diagram
IN1 _L
IN2 _L
IN3 _L
IN3_ R
IN2_ R
IN1_ R
SPI_Select
Reset
MicBias
MicDet
Ref
Mic
Bias
Ref
AGC
+
+
0…+47.5 dB
Left
ADC
t_pl
*
ADC
Signal
Proc.
Gain Adj .
0.5 dB
steps
-30...0 dB
DRC
Vol . Ctrl
DAC
Signal
Proc.
∗
Left
DAC
-30...0 dB
miniDSP
Data
Interface
miniDSP
0…
+
+
+47.5 dB
Right
ADC
Gain Adj .
ADC
∗ ^tpr
Signal
Proc.
0.5 dB steps
AGC
DAC
Signal
Proc.
∗
Right
DAC
DRC
Vol . Ctrl
-6...+14dB
+
HPL
1dB steps
-6...+29dB
+
LOL
1dB steps
-6...+29dB
+
LOR
1dB steps
-6...+14dB
+
HPR
1dB steps
GND_ Sense
Supplies
SPI / I2C
Control Block
PLL
Dig
Mic
Inter
rupt
Sec.
I²S I/F
Primary
I²S Interface
Pin Muxing / Clock Routing
Charge
Pump
VNEG
Fly_N
Fly_P
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.