English
Language : 

TLC552C Datasheet, PDF (1/9 Pages) Texas Instruments – DUAL LINCMOSE TIMER
TLC552C
DUAL LINCMOS™ TIMER
SLFS046 – FEBRUARY 1984 – REVISED MAY 1988
D Very Low Power Consumption . . . 2 mW
Typ at VDD = 5 V
D Capable of Operation in Astable Mode
D CMOS Output Capable of Swinging Rail to
Rail
D High Output-Current Capability
Sink 100 mA Typ
Source 10 mA Typ
D Output Fully Compatible With CMOS, TTL,
and MOS
D Low Supply Current Reduces Spikes
During Output Transitions
D High-Impedance Inputs . . . 1012 Ω Typ
D Single-Supply Operation From 1 V to 18 V
D Functionally Interchangeable With the
NE556; Has Same Pinout
description
The TLC552 is a dual monolithic timing circuit
fabricated using TI LinCMOS™ process, which
provides full compatibility with CMOS, TTL, and
MOS logic and operation at frequencies up to
2 MHz. Accurate time delays and oscillations are
possible with smaller, less-expensive timing
capacitors than the NE555 because of the high
input impedance. Power consumption is low
across the full range of power supply voltages.
TIMER
#1
D OR N PACKAGE
(TOP VIEW)
DSCH 1
THRES 2
CONT 3
RESET 4
OUT 5
TRIG 6
GND 7
14 VDD
13 DSCH
12 THRES
11 CONT
10 RESET
9 OUT
8 TRIG
TIMER
#2
functional block diagram (each timer)
VDD
RESET
CONT
R
THRES
R1
R1
S
R
OUT
TRIG
R
GND
RESET can override TRIG and THRES.
TRIG can override THRES.
DSCH
Like the NE556, the TLC552 has a trigger level
approximately one-third of the supply voltage and
a threshold level approximately two-thirds of the
supply voltage. These levels can be altered by use
of the control voltage terminal. When the trigger
AVAILABLE OPTIONS
SYMBOLIZATION
DEVICE PACKAGE
SUFFIX
OPERATING
TEMPERATURE
RANGE
VT max
at 25°C
input falls below the trigger level, the flip-flop is set
TLC552C
D,N
0°C to 70°C
3.8 mV
and the output goes high. If the trigger input is
above the trigger level and the threshold input is
The D packages are available taped and reeled. Add the suffix R
to the device type when ordering (i.e., TLC552CDR).
above the threshold level, the flip-flop is reset and
the output is low. The reset input can override all other inputs and can be used to initiate a new
timing cycle. If the reset input is low, the flip-flop is reset and the output is low. Whenever the output is low, a
low-impedance path is provided between the discharge terminal and ground.
While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC552 exhibits greatly
reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling
capacitors required by the NE556.
LinCMOS is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1988, Texas Instruments Incorporated
1