NE555 Datasheet, PDF (1/15 Pages) NXP Semiconductors – Timer

• Timing From Microseconds to Hours
• Astable or Monostable Operation
• Adjustable Duty Cycle
• TTL-Compatible Output Can Sink or
Source up to 200 mA
• Functionally Interchangeable With the
Signetics NE555, SA555, SE555, SE555C;
Have Same Pinout
NE555, NE555Y, SA555, SE555, SE555C
PRECISION TIMERS
SLFS022 – D1669, SEPTEMBER 1973—REVISED FEBRUARY 1992
D, JG, OR P PACKAGE
(TOP VIEW)
GND 1
TRIG 2
OUT 3
RESET 4
8 V_CC
7 DISCH
6 THRES
5 CONT
FK PACKAGE
(TOP VIEW)
SE555C FROM TI IS NOT RECOMMENDED
FOR NEW DESIGNS
description
These devices are precision monolithic timing
circuits capable of producing accurate time delays
or oscillation. In the time-delay or monostable
mode of operation, the timed interval is controlled
by a single external resistor and capacitor
network. In the astable mode of operation, the
frequency and duty cycle may be independently
controlled with two external resistors and a single
external capacitor.
NC
TRIG
NC
OUT
NC
3 2 1 20 19
4
18
5
17
6
16
7
15
8
14
9 10 11 12 13
NC
DISCH
NC
THRES
NC
NC–No internal connection
The threshold and trigger levels are normally two-thirds and one-third, respectively, of V_CC. These levels can
be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop
is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the
threshold level, the flip-flop is reset and the output is low. RESET can override all other inputs and can be used
to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. Whenever
the output is low, a low-impedance path is provided between DISCH and ground.
The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of
5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.
The NE555 is characterized for operation from 0°C to 70°C. The SA555 is characterized for operation from
– 40°C to 85°C. The SE555 and SE555C are characterized for operation over the full military range of – 55°C
to 125°C.
AVAILABLE OPTIONS
PACKAGE
TA
0°C to 70°C
VTHRES max
VCC = 15 V
11.2 V
SMALL OUTLINE
(D)
NE555D
CHIP CARRIER
(FK)
CERAMIC DIP
(J)
– 40°C to 85°C
11.2 V
SA555D
– 55°C to 125°C
10.6 V
11.2 V
SE555D
SE555CD
SE555FK
SE555CFK
SE555JG
SE555CJG
The D package is available taped and reeled. Add the suffix R to the device type (e.g., NE555DR).
PLASTIC DIP
(P)
NE555P
SA555P
SE555P
SE555CP
CHIP FORM
(Y)
NE555Y
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard
warranty. Production processing does not necessarily include testing of all
parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1991, Texas Instruments Incorporated
1