English
Language : 

DAC8812_15 Datasheet, PDF (1/29 Pages) Texas Instruments – DAC8812 Dual, Serial-Input 16-Bit Multiplying Digital-to-Analog Converter
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
DAC8812
SBAS349C – AUGUST 2005 – REVISED NOVEMBER 2015
DAC8812 Dual, Serial-Input 16-Bit Multiplying Digital-to-Analog Converter
1 Features
•1 Relative Accuracy: 1 LSB Max
• Differential Nonlinearity: 1 LSB Max
• 2-mA Full-Scale Current ±20%,
With VREF = ±10 V
• 0.5-μs Settling Time
• Midscale or Zero-Scale Reset
• Separate 4Q Multiplying Reference Inputs
• Reference Bandwidth: 10 MHz
• Reference Dynamics: –105-dB THD
• SPI™-Compatible 3-Wire Interface:
50 MHz
• Double Buffered Registers to Enable
Simultaneous Multichannel Update
• Internal Power-On Reset
• Industry-Standard Pin Configuration
2 Applications
• Automatic Test Equipment
• Instrumentation
• Digitally Controlled Calibration
3 Description
The DAC8812 is a dual, 16-bit, current-output digital-
to-analog converter (DAC) designed to operate from
a single 2.7-V to 5.5-V supply.
The applied external reference input voltage VREF
determines the full-scale output current. An internal
feedback resistor (RFB) provides temperature tracking
for the full-scale output when combined with an
external I-to-V precision amplifier.
A double-buffered, serial data interface offers high-
speed, 3-wire, SPI and microcontroller compatible
inputs using serial data in (SDI), clock (CLK), and a
chip-select (CS). A common level-sensitive load DAC
strobe (LDAC) input allows simultaneous update of all
DAC outputs from previously loaded input registers.
Additionally, an internal power-on reset forces the
output voltage to zero at system turnon. An MSB pin
allows system reset assertion (RS) to force all
registers to zero code when MSB = 0, or to half-scale
code when MSB = 1.
The DAC8812 is available in a TSSOP-16 package.
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
DAC8812
TSSOP (16)
5.00 mm × 4.40 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Space
Space
Space
Functional Block Diagram
VREFA B
D0
D1
D2
D3
D4
D5 16
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
SDI
A0
A1
CLK
CS
EN
Input
Register R
DAC A
Register R
Input
Register R
DAC B
Register R
DAC A
DAC B
RFBA
IOUTA
AGNDA
RFBB
IOUTB
AGNDB
DAC A
B
Decode
Power-On
Reset
DGND
RS MSB
LDAC
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.