English
Language : 

CDCUN1208LP Datasheet, PDF (1/43 Pages) Texas Instruments – 400 MHz Low Power 2:8 Fan-Out Buffer
www.ti.com
CDCUN1208LP
SCAS928 – MAY 2012
400 MHz Low Power 2:8 Fan-Out Buffer with
Universal Inputs and Outputs
Check for Samples: CDCUN1208LP
FEATURES
1
• Configuration Options (via pins or SPI/I2C):
– Input Type (HCSL, LVDS, LVCMOS)
– Output Type (HCSL, LVDS, LVCMOS)
– Signal Edge Rate (Slow, Medium, Fast)
– Clock Input Divide Value (/1, /2, /4, /8) – IN2
only
• Low Power Consumption and Power
Management Features Including 1.8V
Operation and Output Enable Control
• Integrated Voltage Regulators Improve PSNR
• Excellent Additive Jitter Performance
– 200 fs RMS (10kHz-20MHz), LVDS at
100MHz
• Maximum Operating Frequency:
– Differential Mode: up to 400 MHz
– LVCMOS Mode: up to 250 MHz
• ESD Protection Exceeds 2kV HBM, 500V CDM
• Industrial Temperature Range (–40°C to 85°C)
• Wide Supply Range (1.8V, 2.5V, or 3.3V)
APPLICATIONS
• Communications Systems (Ethernet, PCI
Express)
• Computing Systems (Ethernet, PCIe, USB)
• Consumer (Set top boxes, video equipment)
• Office Automation
DESCRIPTION
The CDCUN1208LP is a 2:8 fan-out buffer featuring a wide operating supply range, two universal
differential/single-ended inputs, and universal outputs (HCSL, LVDS, or LVCMOS) with edge rate control. One of
the device inputs includes a divider that provides divide values of /1, /2, /4, or /8. The CDCUN1208LP is offered
in a 32 pin QFN package reducing the solution footprint. The device is flexible and easy to use. The state of
certain pins determines device configuration at power up. Alternately, the CDCUN1208LP provides a SPI/I2C port
with which a host processor controls device settings. The CDCUN1208LP delivers excellent additive jitter
performance, and low power consumption. The output section includes four dedicated supply pins enabling the
operation of output ports from different power supply domains. This provides the ability to clock devices switching
at different LVCMOS levels without the need for external logic level translation circuitry.
VDD
INSEL
LVCMOS
NC
HCSL ITTP
LVDS
IN1P
IN 1N
IN2P
IN 2N
DIVIDE
MODE
NC
VDD
LVCMOS
NC
HCSL OTTP
LVDS
/1,/2,/4,/8
CDCUN1208LP
HCSLP
HCSLN
HCSLP
HCSLN
HCSLP
HCSLN
HCSLP
HCSLN
HCSL P
HCSLN
HCSL P
HCSL N
HCSLP
HCSL N
HCSLP
HCSL N
OE
ERC
VDD
LVCMOS
NC
INSEL
ITTP
IN 1P
IN1N
IN2P
IN2N
DIVIDE
MODE
NC
VDD
LVCMOS
HCSL OTTP
LVDS
/1,/2,/4,/8
CDCUN1208LP
LVDS P
LVDS N
LVDS P
LVDS N
LVDS P
LVDS N
LVDS P
LVDS N
LVDS P
LVDS N
LVDS P
LVDS N
LVDS P
LVDS N
LVDS P
LVDS N
OE
ERC
Figure 1. CDCUN1208LP Applications – HCSL and LVDS Fan-Out Buffer Mode
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2012, Texas Instruments Incorporated