CD54HC4094_07 Datasheet, PDF (1/18 Pages) Texas Instruments – High-Speed CMOS Logic 8-Stage Shift and Store Bus Register, Three-State

Data sheet acquired from Harris Semiconductor
SCHS211D
November 1997 - Revised October 2003
CD54HC4094, CD74HC4094,
CD74HCT4094
High-Speed CMOS Logic
8-Stage Shift and Store Bus Register, Three-State
[ /Title
(CD74H
C4094,
CD74H
CT4094
)
/Sub-
ject
(High
Speed
CMOS
Logic 8-
Features
• Buffered Inputs
• Separate Serial Outputs Synchronous to Both
Positive and Negative Clock Edges For Cascading
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55^oC to 125^oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N_IL = 30%, N_IH = 30% of V_CC
at V_CC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V_IL= 0.8V (Max), V_IH = 2V (Min)
- CMOS Input Compatibility, I_l ≤ 1µA at V_OL, V_OH
Description
The ’HC4094 and CD74HCT4094 are 8-stage serial shift
registers having a storage latch associated with each stage
for strobing data from the serial input to parallel buffered
three-state outputs. The parallel outputs may be connected
directly to common bus lines. Data is shifted on positive
clock transitions. The data in each shift register stage is
transferred to the storage register when the Strobe input is
high. Data in the storage register appears at the outputs
whenever the Output-Enable signal is high.
Two serial outputs are available for cascading a number of
these devices. Data is available at the QS₁ serial output
terminal on positive clock edges to allow for high-speed
operation in cascaded system in which the clock rise time is
fast. The same serial information, available at the QS₂
terminal on the next negative clock edge, provides a means
for cascading these devices when the clock rise time is slow.
Ordering Information
PART NUMBER
TEMP. RANGE
(^oC)
PACKAGE
CD54HC4094F3A
-55 to 125
16 Ld CERDIP
CD74HC4094E
-55 to 125
16 Ld PDIP
CD74HC4094M
-55 to 125
16 Ld SOIC
CD74HC4094MT
-55 to 125
16 Ld SOIC
CD74HC4094M96
-55 to 125
16 Ld SOIC
CD74HC4094NSR
-55 to 125
16 Ld SOP
CD74HC4094PW
-55 to 125
16 Ld TSSOP
CD74HC4094PWR
-55 to 125
16 Ld TSSOP
CD74HC4094PWT
-55 to 125
16 Ld TSSOP
CD74HCT4094E
-55 to 125
16 Ld PDIP
CD74HCT4094M
-55 to 125
16 Ld SOIC
CD74HCT4094MT
-55 to 125
16 Ld SOIC
CD74HCT4094M96
-55 to 125
16 Ld SOIC
NOTE: When ordering, use the entire part number. The suffixes 96
and R denote tape and reel. The suffix T denotes a small-quantity
reel of 250.
Pinout
CD54HC4094 (CERDIP)
CD74HC4094 (PDIP, SOIC, SOP, TSSOP)
CD74HCT4094 (PDIP, SOIC)
TOP VIEW
STROBE 1
DATA 2
CP 3
Q₀ 4
Q₁ 5
Q₂ 6
Q₃ 7
GND 8
16 V_CC
15 OE
14 Q₄
13 Q₅
12 Q₆
11 Q₇
10 QS₂
9 QS₁
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1