CD54-74HC4514 Datasheet, PDF (1/14 Pages) Texas Instruments – HIGH-SPEED CMOS LOGIC 4-TO-16 LINE DECODER/DEMULTIPLEXER WITH INPUT LATCHES

Data sheet acquired from Harris Semiconductor
SCHS280C
November 1997 - Revised July 2003
CD54HC4514, CD74HC4514,
CD74HC4515
High-Speed CMOS Logic 4- to 16-Line
Decoder/Demultiplexer with Input Latches
[ /Title
(CD74
HC451
4,
CD74
HC451
5)
/Sub-
ject
(High
Speed
CMOS
Features
Description
• Multifunction Capability
- Binary to 1-of-16 Decoder
- 1-to-16 Line Demultiplexer
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55^oC to 125^oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N_IL = 30%, N_IH = 30% of V_CC
at V_CC = 5V
The CD54HC4514, CD74HC4514, and CD74HC4515 are
high-speed silicon gate devices consisting of a 4-bit strobed
latch and a 4- to 16-line decoder. The selected output is
enabled by a low on the enable input (E). A high on E inhibits
selection of any output. Demultiplexing is accomplished by
using the E input as the data input and the select inputs (A0-
A3) as addresses. This E input also serves as a chip select
when these devices are cascaded.
When Latch Enable (LE) is high the output follows changes
in the inputs (see truth table). When LE is low the output is
isolated from changes in the input and remains at the level
(high for the 4514, low for the 4515) it had before the latches
were enabled. These devices, enhanced versions of the
equivalent CMOS types, can drive 10 LSTTL loads.
Ordering Information
PART NUMBER
TEMP. RANGE (^oC)
PACKAGE
Pinout
CD54HC4514
(CERDIP)
CD74HC4514, CD74HC4515
(PDIP, SOIC)
TOP VIEW
CD54HC4514F3A
CD74HC4514E
CD74HC4514EN
CD74HC4514M
CD74HC4514M96
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
24 Ld CERDIP
24 Ld PDIP
24 Ld PDIP
24 Ld SOIC
24 Ld SOIC
LE 1
A0 2
A1 3
Y7 4
Y6 5
Y5 6
Y4 7
Y3 8
Y1 9
Y2 10
Y0 11
GND 12
24 V_CC
23 E
22 A3
21 A2
20 Y10
19 Y11
18 Y8
17 Y9
16 Y14
15 Y15
14 Y12
13 Y13
CD74HC4515E
-55 to 125
24 Ld PDIP
CD74HC4515EN
-55 to 125
24 Ld PDIP
CD74HC4515M
-55 to 125
24 Ld SOIC
CD74HC4515M96
-55 to 125
24 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1