66AK2L06_15 Datasheet, PDF (1/298 Pages) Texas Instruments – 66AK2L06 Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
66AK2L06
SPRS930 – APRIL 2015
66AK2L06 Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
1 66AK2L06 Features and Description
1.1 Features
1
• Four TMS320C66x DSP Core Subsystems (C66x
CorePacs), Each With
– 1.0 GHz or 1.2 GHz C66x Fixed/Floating-Point
DSP Core
• 38.4 GMacs/Core for Fixed Point @ 1.2 GHz
• 19.2 GFlops/Core for Floating Point @ 1.2
GHz
– Memory
• 32K Byte L1P Per CorePac
• 32K Byte L1D Per CorePac
• 1024K Byte Local L2 Per CorePac
• ARM CorePac
– Two ARM^® Cortex^®-A15 MPCore™ Processors
at Up to 1.2 GHz
– 1MB L2 Cache Memory Shared by Two ARM
Cores
– Full Implementation of ARMv7-A Architecture
Instruction Set
– 32KB L1 Instruction and Data Caches per Core
– AMBA 4.0 AXI Coherency Extension (ACE)
Master Port, Connected to MSMC for Low
Latency Access to Shared MSMC SRAM
• Multicore Shared Memory Controller (MSMC)
– 2 MB SRAM Memory Shared by Four DSP
CorePacs and One ARM CorePac
– Memory Protection Unit for Both MSM SRAM
and DDR3_EMIF
• On-chip Standalone RAM (OSR) - 1MB On-Chip
SRAM for Additional Shared Memory
• Hardware Coprocessors
– Two Fast Fourier Transform Coprocessors
• Support Up to 1200 Msps at FFT Size 1024
• Support Max FFT Size 8192
• Multicore Navigator
– 8k Multi-Purpose Hardware Queues with Queue
Manager
– Packet-Based DMA for Zero-Overhead
Transfers
• Network Coprocessor
– Packet Accelerator Enables Support for
• 1 Gbps Wire Speed Throughput at 1.5
MPackets Per Second
– Security Accelerator Engine Enables Support for
• IPSec, SRTP, and SSL/TLS Security
• ECB, CBC, CTR, F8,CCM, GCM, HMAC,
CMAC, GMAC, AES, DES, 3DES, SHA-1,
SHA-2 (256-bit Hash), MD5
• Up to 6.4 Gbps IPSec
– Ethernet Subsystem
• Four SGMII Port Switch
• Peripherals
– Digital Front End (DFE) Subsystem
• Support up to Four Lane JESD204A/B (7.37
Gbps Line Rate Max.) Interface to Multiple
Data Converters
• Integration of Digital Down/Up-Conversion
(DDC/DUC) Modules
– IQNet Subsystem
• Transporting data streams to an integrated
Digital Front End (DFE)
– Two One-Lane PCIe Gen2 Interfaces
• Supports Up to 5 GBaud
– Three Enhanced Direct Memory Access (EDMA)
Controllers
– 72-Bit DDR3 Interface, Speeds Up to 1600 MHz
– EMIF16 Interface
– USB 3.0 Interface
– USIM Interface
– Four UART Interfaces
– Three I²C Interfaces
– 64 GPIO Pins
– Three SPI Interfaces
– Semaphore Module
– Fourteen 64-Bit Timers
• Commercial Case Temperature:
– 0ºC to 100ºC
• Extended Case Temperature:
– -40ºC to 100ºC
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.