English
Language : 

THC63LVDM83E Datasheet, PDF (1/13 Pages) THine Electronics, Inc. – SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER
THC63LVDM83E_Rev.1.30_E
THC63LVDM83E
SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER
General Description
The THC63LVDM83E transmitter is designed to
support pixel data transmission between Host and
Flat Panel Display up to 1080p/WUXGA resolutions.
The THC63LVDM83E converts 28bits of
CMOS/TTL data into LVDS (Low Voltage
Differential Signaling) data stream. The transmitter
can be programmed for rising edge or falling edge
clocks through a dedicated pin. At a transmit clock
frequency of 160MHz, 24bits of RGB data and 4bits
of timing and control data (HSYNC, VSYNC, DE,
CONT1) are transmitted at an effective rate of
1120Mbps per LVDS channel.
Features
ï½¥49pin 0.65mm pitch VFBGA Package
ï½¥Wide dot clock range: 8-160MHz suited for
TV Signal : NTSC(12.27MHz) - 1080p(148.5MHz)
PC Signal : QVGA(8MHz) - WUXGA(154MHz)
ï½¥1.2V to 3.3V CMOS inputs are supported.
ï½¥LVDS swing is reducible by RS-pin to reduce EMI
and power consumption.
ï½¥PLL requires no external components.
ï½¥On chip jitter filtering.
ï½¥Spread Spectrum Clock input tolerant.
ï½¥Power down mode.
ï½¥Input clock triggering edge is selectable by R/F-pin.
ï½¥Operates from a Single 3.3V Supply and
110mW(typ.) at 75MHz.
Block Diagram
CMOS/TTL
INPUTS
7
TA0-6
7
TB0-6
TC0-6
7
TD0-6
7
TRANSMITTER
CLKIN
(8 to 160MHz)
R/F
/PDWN
RS
THC63LVDM83E
PLL
DATA
(LVDS)
TA +/-
TB +/-
TC +/-
TD +/-
(56-1120Mbit/On Each
LVDS Channel)
TCLK +/-
CLOCK
(LVDS)
8-160MHz
Copyright©2012 THine Electronics, Inc.
1
THine Electronics, Inc.