English
Language : 

U6084B Datasheet, PDF (5/8 Pages) ATMEL Corporation – PWM Power Control with Automatic Duty-cycle Reduction
U6084B
Parameters
Test Conditions / Pins Symbol Min.
Typ.
Max.
Unit
Battery overvoltage detection
Pin 2
Stage 1:
– on
– off
VBatt
18.3
20.0
21.7
V
16.7
18.5
20.3
Stage 2:
– on
– off
VBatt
25.5
28.5
32.5
V
19.5
23.0
26.5
Stabilized voltage
IS = 30 mA
Pin 16
VZ
18.5
20.0
21.5
V
Short-circuit protection
Pin 12
Short-circuit current limita- VT1 = VS – V12
tion
VT1
85
100
120
mV
Short-circuit detection
VT2 = VS – V12
VT2
75
VT1 – VT2
3
90
105
mV
10
30
mV
Delay timer short circuit detection
Pin 11
Switched off threshold
VT11 = VS – V11
VT11
9.5
Charge current
Ich
Dicharge current
Idis
Capacitance current
I5 = Ich – Idis
I5
13
Output short-circuit latch
Saturation voltage
m I9 = 100 A
Pin 9
Vsat
Voltage doubler
Pin 13
9.8
10.1
V
23
mA
3
mA
20
27
mA
150
350
mV
Voltage
Duty cycle 100%
V13
2 VS
Oscillator frequency
f13
280
400
520
kHz
Internal voltage limitation I13 = 5 mA
V13
26
27.5
30.0
V
(whichever is lower)
V13
(VS+14) (VS+15) (VS+16)
Gate output
Pin 14
Voltage
Low level
V14
0.35
0.70
0.95
V
W VBatt = 16.5 V,
Tamb = 110 °C, R3 = 150
1.5 *)
High level,
V14
V13
duty cycle 100%
Current
V14 = Low level
I14
1.0
mA
V14 = High level, I13 > | I14 |
–1.0
Enable/ Disable
Current
Duty cycle reduction
Z-voltage
Oscillator
V2 = 0 V
m I4 = 500 A
Pin 2
I2
Pin 4
V4
–20
–40
–60
mA
6.9
7.4
8.0
V
Frequency
Threshold cycle
Upper
Lower
Oscillator current
Frequency tolerance
Pin6
f
10
2000
Hz
+ a + V14
High, 1
VT100
VS
+ a + V14
Low, 2
t VT 100
VS
a + VTL
3
VS
VBatt = 12 V
a1
a2
a3
Iosc
0.68
0.65
0.26
26
0.7
0.67
0.28
40
0.72
0.69
0.3
54
mA
C4 open, C2 = 470 nF,
duty cycle = 50%
f
6.0
9.9
13.5
Hz
*) Reference point is battery ground.
TELEFUNKEN Semiconductors
5 (8)
Rev. A1, 14-Feb-97