English
Language : 

HV430_14 Datasheet, PDF (8/9 Pages) Supertex, Inc – High-Voltage Ring Generator
HV430
Pin Description
Pin #
Name
Description
1
VDD
Logic supply voltage.
2
FAULT
Logic output. Fault is at logic low when either current limit sense pin, VPSEN or VNSEN, is acti-
vated. Remains active until overcurrent condition clears or ENABLE = 0 or RESET = 0.
Logic mode input. 0 = single-control; 1 = dual-control. When MODE is high, NIN and PIN inde-
3
MODE
pendently control NOUT and POUT, respectively. When MODE is low, NIN controls both outputs in a
complementary manner. (See Truth Table)
4
PIN
Logic control input. When mode is high, logic input high turns on the external high voltage P-chan-
nel MOSFET. Internally pulled low.
5
NIN
Logic control input. When mode is high, logic input high turns on the external high voltage N-chan-
nel MOSFET. Internally pulled low.
6
ENABLE Logic enable input. Logic high enables IC. Internally pulled low.
Power-on reset. A capacitor connected between this pin and ground determines the delay time
7
RESET between application of VDD and when the device outputs are enabled. Low leakage tantalum
recommended.
A resistor between this pin and ground sets the ‘break-before-make’ time between output transi-
8 DEADBAND tions. Applicable only in single-control mode. For minimum deadtime, a 5.6kΩ resistor to ground
should be used. For dual-input mode, tie to VDD.
9
SGND Low voltage logic ground.
10
PGND High voltage logic ground.
11
VNN2
Negative gate voltage supply. Generated by an internal linear regulator. A 25V, 100nF capacitor
should beconnected between VNN2 and VNN1.
12
VNN1
Negative high voltage supply.
13
VNSEN Pulse by pulse over current sensing for N-Channel MOSFET.
14
VNGATE Gate drive for external N-channel MOSFET.
15
N/C
No connect.
16
17
VPGATE Gate drive for external P-channel MOSFET.
18
VPSEN Pulse by pulse over current sensing for P-Channel MOSFET.
19
VPP1
Positive high voltage supply.
20
VPP2
Positive gate voltage supply. Generated by an internal linear regulator. A 25V, 100nF capacitor
should beconnected between VPP2 and VPP1.
Doc.# DSFP-HV430
A031414
Supertex inc.
8
www.supertex.com