GN2470 Datasheet, PDF (8/8 Pages) Supertex, Inc – INSULATED GATE BIPOLAR TRANSISTOR

P ackage Outlines
TO-252 (DPAK: K4)
0.2585 ± 0.0065
(6.566 ± 0.166)
0.0425 ± 0.0075
(1.080 ± 0.190)
0.2100 ± 0.0049
(5.335 ± 0.125)
0.0902 ± 0.0035
(2.290 ± 0.090)
0.0203 ± 0.0026
(0.515 ± 0.065)
4
0.3898 ± 0.0197
(9.900 ± 0.500)
0.2406 ± 0.0044
(6.1115 ± 0.1115)
0.0299 ± 0.0047
(0.760 ± 0.120)
0.0325 ± 0.0073
(0.8250 ± 0.1850)
1
2
3
0.1732 _min
(4.400)
0.0376 ± 0.0073
(0.955 ± 0.185)
0.090 _{BS C}
(2.286)
0.0207 ± 0.0030
(0.525 ± 0.075)
0.005 _max
(0.127)
0.0624 ± 0.0073
(1.585 ± 0.185)
5° ± 5°
0.1080 _{R E F}
(2.743)
0.020 _{BS C}
(0.508)
4
0.2087 _min
(5.300)
3
2
1
Note: C ircle (e.g. B ) indicates J E DE C R eference.
©2004 S upertex Inc. All rights res erved. Unauthorized us e or reproduction prohibited.
Meas urement Legend = ^{Dimens ions in Inches}
(Dimens ions in Millimeters )
1235 B ordeaux Drive, S unnyvale, C A 94089
TE L: [phone] - FAX: [phone]
www.s upertex.com