ST40RA Datasheet, PDF (92/94 Pages) STMicroelectronics – 32-bit Embedded SuperH Device

ST40RA
Revision history
Version D
Cover
Version
3 ST40 systems using the ST40RA
4 ST40RA system organization
Section 5.6: EMI address pin mapping on page 18
5 Electrical specifications
Section 7.2: Rise and fall times on page 47
Version C
Comments
Title changed
Old Figure 1 replaces cover diagram
Section removed
Definition of address lines on EMI interface in 8-, 16- and 32-
bit data width
Rise and fall times for the memory interfaces
Name change from ST40STB1 to ST40RA
New sections
5.2 System identifiers
5.6.8 PLL programming formulas
5.6.9 PLL stabilization times
6.1.1 Fmax clock domains
6.5 DDR bus termination (SSTL_2)
B1.3 UBC power down
B2.2 Type 2 configuration accesses
B8 LMI
B9 GPDMA
B10 RTC clock
New tables
Table 31 Power dissipation
New figures
Figure 2 Pocket multimedia device
Figure 8 Pads characteristics for SL, P8, C2A and C2B pad
types
Figure 9 Pad characteristics for C4 and E4 pad types
Figure 13 SSTL_2 bus termination
Sections revised
Cover: bus interface figures for LMI and EMI changed
3 ST40 systems using the ST40RA: rewording
6 Electrical specifications: AC/DC characterization figures
changed
B2.3 Software visible changes between ST40RAHC7 and
ST40RAH8D: used to be MBAR register definition
B3.1 EMPI burst mode operation: ST40RA MPX target:
clarifying sentence added at end
B9.2 2D transfers: point 3 explained more fully
ADCS 7260755H
STMicroelectronics 92/94