STM32F100RCT6 Datasheet, PDF (65/98 Pages) STMicroelectronics – High-density value line, advanced ARM-based 32-bit MCU with 256 to 512 KB Flash, 16 timers, ADC, DAC & 11 comm interfaces

STM32F100xC, STM32F100xD, STM32F100xE
Electrical characteristics
Figure 22. Synchronous non-multiplexed PSRAM write timings
WZ&/.
WZ&/.
%867851 
)60&B&/.
WG&/./1([/
)60&B1([
'DWD ODWHQF\ 
WG&/./1([+
WG&/./1$'9/
)60&B1$'9
WG&/./1$'9+
)60&B$>@
WG&/./$9
WG&/./$,9
)60&B1:(
WG&/./1:(/
WG&/./1:(+
)60&B'>@
WG&/./'DWD
'
WG&/./'DWD
'
)60&B1:$,7
:$,7&)* E :$,732/  E
WVX1:$,79&/.+
)60&B1%/
WG&/./1%/+
WK&/.+1:$,79
Table 37. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾
Symbol
Parameter
Min
t_w(CLK)
FSMC_CLK period
t_d(CLKL-NExL)
FSMC_CLK low to FSMC_NEx low (x = 0...2)
t_d(CLKL-NExH)
FSMC_CLK low to FSMC_NEx high (x = 0...2)
t_{d(CLKL-NADVL)} FSMC_CLK low to FSMC_NADV low
t_{d(CLKL-NADVH)} FSMC_CLK low to FSMC_NADV high
t_d(CLKL-AV)
FSMC_CLK low to FSMC_Ax valid (x = 16...25)
t_d(CLKL-AIV)
FSMC_CLK low to FSMC_Ax invalid (x = 16...25)
t_d(CLKL-NWEL)
FSMC_CLK low to FSMC_NWE low
t_d(CLKL-NWEH) FSMC_CLK low to FSMC_NWE high
t_d(CLKL-Data)
FSMC_D[15:0] valid data after FSMC_CLK low
t_{su(NWAITV-CLKH)} FSMC_NWAIT valid before FSMC_CLK high
t_{h(CLKH-NWAITV)} FSMC_NWAIT valid after FSMC_CLK high
t_d(CLKL-NBLH)
FSMC_CLK low to FSMC_NBL high
1. C_L = 15 pF.
2. Preliminary values.
27.7
2
5
2
1
7
2
1
DLL
Max Unit
ns
2
ns
ns
4
ns
ns
0
ns
ns
1
ns
ns
6
ns
ns
ns
ns
Doc ID 15081 Rev 7
65/98