|
STM32F412XE Datasheet, PDF (39/193 Pages) STMicroelectronics – ARM-Cortex-M4 32b MCU+FPU, 125 DMIPS, 1MB Flash, 256KB RAM, USB OTG FS, 17 TIMs, 1 ADC, 17 comm. interfaces | |||
|
◁ |
STM32F412xE/G
Functional overview
The DFSDM peripheral supports:
⢠4 multiplexed input digital serial channels:
â configurable SPI interface to connect various SD modulator(s)
â configurable Manchester coded 1 wire interface support
â PDM (Pulse Density Modulation) microphone input support
â maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
â clock output for SD modulator(s): 0...20 MHz
⢠alternative inputs from 4 internal digital parallel channels (up to 16 bit input resolution):
â internal sources: device memory data streams (DMA)
⢠2 digital filter modules with adjustable digital signal processing:
â Sincx filter: filter order/type (1...5), oversampling ratio (up to 1...1024)
â integrator: oversampling ratio (1...256)
⢠up to 24-bit output data resolution, signed output data format
⢠automatic data offset correction (offset stored in register by user)
⢠continuous or single conversion
⢠start-of-conversion triggered by
â software trigger
â internal timers
â external events
â start-of-conversion synchronously with first digital filter module (DFSDM1FLT0)
⢠analog watchdog feature:
â low value and high value data threshold registers
â dedicated configurable Sincx digital filter (order = 1...3, oversampling ratio = 1...32
â input from digital output data or from selected input digital serial channels
â continuous monitoring independently from standard conversion
⢠short circuit detector to detect saturated analog input values (bottom and top range):
â up to 8-bit counter to detect 1...256 consecutive 0âs or 1âs on serial data stream
â monitoring continuously each input serial channel
⢠break signal generation on analog watchdog event or on short circuit detector event
⢠extremes detector:
â storage of minimum and maximum values of final conversion data
â refreshed by software
⢠DMA capability to read the final conversion data
⢠interrupts: end of conversion, overrun, analog watchdog, short circuit input serial
channel clock absence
⢠âregulatorâ or injectedâ conversions:
â âregularâ conversions can be requested at any time or even in continuous mode
without having any impact on the timing of âinjectedâ conversions
â âinjectedâ conversions for precise timing and with high conversion priority.
DocID028087 Rev 4
39/193
42
|
▷ |