STM32L051X6 Datasheet, PDF (29/127 Pages) STMicroelectronics – Access line ultra-low-power 32-bit MCU ARM-based Cortex-M0+, up to 64 KB Flash, 8 KB SRAM, 2 KB EEPROM, ADC

STM32L051x6 STM32L051x8
Functional overview
3.15.2
3.15.3
3.15.4
3.15.5
3.15.6
one-pulse mode output. They can work together and be synchronized with the TIM2, full-
featured general-purpose timers.
They can also be used as simple time bases and be clocked by the LSE clock source
(32.768 kHz) to provide time bases independent from the main CPU clock.
Low-power Timer (LPTIM)
The low-power timer has an independent clock and is running also in Stop mode if it is
clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.
This low-power timer supports the following features:
 16-bit up counter with 16-bit autoreload register
 16-bit compare register
 Configurable output: pulse, PWM
 Continuous / one shot mode
 Selectable software / hardware input trigger
 Selectable clock source
– Internal clock source: LSE, LSI, HSI or APB clock
– External clock source over LPTIM input (working even with no internal clock
source running, used by the Pulse Counter Application)
 Programmable digital glitch filter
 Encoder mode
Basic timer (TIM6)
This timer can be used as a generic 16-bit timebase.
SysTick timer
This timer is dedicated to the OS, but could also be used as a standard downcounter. It is
based on a 24-bit downcounter with autoreload capability and a programmable clock
source. It features a maskable system interrupt generation when the counter reaches ‘0’.
Independent watchdog (IWDG)
The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is
clocked from an independent 37 kHz internal RC and, as it operates independently of the
main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog
to reset the device when a problem occurs, or as a free-running timer for application timeout
management. It is hardware- or software-configurable through the option bytes. The counter
can be frozen in debug mode.
Window watchdog (WWDG)
The window watchdog is based on a 7-bit downcounter that can be set as free-running. It
can be used as a watchdog to reset the device when a problem occurs. It is clocked from
the main clock. It has an early warning interrupt capability and the counter can be frozen in
debug mode.
DocID025938 Rev 6
29/127
32