LIS33DE Datasheet, PDF(24/31 Page) STMicroelectronics – MEMS motion sensor 3-axis - ±2g/±8g smart digital output “nano” accelerometer

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LIS33DE Datasheet, PDF (24/31 Pages) STMicroelectronics – MEMS motion sensor 3-axis - ±2g/±8g smart digital output “nano” accelerometer

◁

7.2

CTRL_REG2 (21h)

Table 18. CTRL_REG2 (21h) register

SIM

BOOT

0(1)

1. Bit to be kept to â0â for correct device functionality.

Table 19.

SIM

BOOT

CTRL_REG2 (21h) register description

SPI serial interface mode selection. Default value: 0

(0: 4-wire interface; 1: 3-wire interface)

Reboot memory content. Default value: 0

(0: normal mode; 1: reboot memory content)

LIS33DE

0(1)

SIM bit selects the SPI serial interface mode. When SIM is â0â (default value) the 4-wire

interface mode is selected. The data coming from the device are sent to SDO pad. In 3-wire

interface mode output data are sent to SDA_SDI pad.

BOOT bit is used to refresh the content of internal registers stored in the flash memory

block. At the device power up the content of the flash memory block is transferred to the

internal registers related to trimming functions to permit a good behavior of the device itself.

If for any reason the content of trimming registers is changed it is sufficient to use this bit to

restore correct values. When BOOT bit is set to â1â the content of internal flash is copied

inside corresponding internal registers and it is used to calibrate the device. These values

are factory trimmed and they are different for every accelerometer. They permit a good

behavior of the device and normally they have not to be changed. At the end of the boot

process the BOOT bit is set again to â0â.

7.3

CTRL_REG3 [Interrupt CTRL register] (22h)

Table 20. CTRL_REG3 (22h) register

IHL

0(1)

0(2)

1. Bit to be kept to â0â for correct push-pull on Interrupt pad (INT).

2. Bit to be kept to â0â for correct device functionality.

ICFG2

ICFG1

ICFG0

Table 21.

IHL

ICFG2-

ICFG0

CTRL_REG3 (22h) register description

Interrupt active high, low. Default value 0.

(0: active high; 1: active low)

Data signal on INT pad control bits. Default value 000.

(see table below)

24/31

Doc ID 15596 Rev 1

▷