TDA7417 Datasheet, PDF (23/34 Pages) STMicroelectronics – Car radio audio processor

TDA7417
5
I²C Bus specification
I²C Bus specification
5.1
5.1.1
Interface Protocol
The interface protocol comprises:
● a start condition (S)
● a chip address byte (the LSB determines read/write transmission)
● a subaddress byte
● a sequence of data (N-bytes + acknowledge)
● a stop condition (P)
● the max. clock speed is 500kbits/s
● 3.3V logic compatible
Receive Mode
S 1 0 0 0 1 0 0 R/W ACK TS AZ AI A4 A3 A2 A1 A0 ACK DATA ACK P
S = Start
R/W = "0" -> Receive Mode (Chip can be programmed by P)
"1" -> Transmission Mode (Data could be received by P)
ACK = Acknowledge
P = Stop
TS = Testing mode
AZ = Auto zero remain
AI = Auto increment
5.1.2 Transmission Mode
S 1 0 0 0 1 0 0 R/W ACK X X X X X X X SM ACK P
SM = Soft mute activated for main channel
X = Not Used
The transmitted data is automatic updated after each ACK. Transmission can be repeated
without new chip address.
5.1.3
Reset Condition
A Power-On-Reset is invoked if the Supply-Voltage is below than 3.5V. After that the
following data is written automatically into the registers of all subaddresses:
Table 6. Registers of all subaddresses
MSB
1
1
1
1
1
1
LSB
1
0
23/34