M39832 Datasheet, PDF (21/36 Pages) STMicroelectronics – Single Chip 8 Mbit 1Mb x8 or 512Kb x16 Flash and 256 Kbit Parallel EEPROM Memory

Table 10. AC Measurement Conditions
Input Rise and Fall Times
≤ 10ns
Input Pulse Voltages
Input and Output Timing Ref.
Voltages
0.V to VCC
V_CC / 2
Figure 10. AC Testing Input Output Waveform
VCC
0V
VCC / 2
AI00939
M39832
Figure 11. Output AC Testing Load Circuit
VCC
IOH
DEVICE
UNDER
TEST
IOL
1N914
1N914
CL = 30pF
CL includes JIG capacitance
VOUT = 1.5V when the DEVICE
UNDER TEST is in the
Hi-Z output state.
AI00854
Table 11. Capacitance ⁽¹⁾ (TA = 25 °C, f = 1 MHz )
Symbol
Parameter
Test Condition
C_IN
Input Capacitance
V_IN = 0V
C_OUT
Output Capacitance
Note: 1. Sampled only, not 100% tested.
V_OUT = 0V
Min
Max
Unit
6
pF
12
pF
Erase Suspend (ES) Instruction. The Block
Erase operation may be suspended by this instruc-
tion which consists of writing the command B0h
without any specific address. No Coded cycles are
required. It permits reading of data from another
block and programming in another block while an
erase operation is in progress. Erase suspend is
accepted only during the Block Erase instruction
execution. Writing this command during Erase
timeout will, in addition to suspending the erase,
terminate the timeout. The Toggle bit DQ6 stops
toggling when erase is suspended. The Toggle bits
will stop toggling between 0.1ms and 15ms after
the Erase Suspend (ES) command has been writ-
ten. The device will then automatically be set to
Read Memory Array mode. When erase is sus-
pended, a Read from blocks being erased will
output DQ2 toggling and DQ6 at ’1’. A Read from
a block not being erased returns valid data. During
suspension the memory will respond only to the
Erase Resume ER and the Program PG instruc-
tions.
A Program operation can be initiated during erase
suspend in one of the blocks not being erased. It
will result in both DQ2 and DQ6 toggling when the
data is being programmed. A Read/Reset com-
mand will definitively abort erasure and result in
invalid data in the blocks being erased.
Erase Resume (ER) Instruction. If an Erase Sus-
pend instruction was previously executed, the
erase operation may be resumed by giving the
command 30h, at any address, and without any
Coded cycles.
FLASH ARRAY SPECIFIC FEATURES
Block Protection (See Figure 8). Each block can
be separately protected against Program or Erase
on programming equipment. Block protection pro-
vides additional data security, as it disables all
program or erase operations. This mode is acti-
vated when both A9 and G are raised to VID and an
address in the block is applied on A12-A18. Block
protection is initiated on the edge of W falling to VIL.
Then after a delay of 100ms, the edge of W rising
to VIH ends the protection operations. Block protec-
tion verify is achieved by bringing G, EF, A0 and A6
to VIL and A1 to VIH, while W is at VIH and A9 at VID.
21/36