|
QAMI5107 Datasheet, PDF (2/6 Pages) STMicroelectronics – Low-cost QAM demodulator and MPEG2 decoder SOC for set-top boxes | |||
|
◁ |
Description
1
Description
QAMi5107
The QAMi5107 provides an integrated demodulator/decoder solution for digital cable
receivers for compressed video, sound and data services. A QAM (quadrature amplitude
modulation) demodulator and FEC performs IF to MPEG-2 block processing of QAM
carriers. The demodulated stream is then processed by video and audio decoders.
The device implements a fully unified SDR SDRAM based memory architecture that
integrates the Omega2 video decoder cell together with a blitter engine and a multichannel
DMA controller to provide enhanced performance for graphics and real-time stream
transfers. Transfer of data such as pixmaps, audio streams, stills and PES can be performed
efficiently using the QAMi5107 DMA.
A true-color mode provides OSD graphics allowing the display of RGB16 formats: RGB565,
ARGB1555 and ARGB4444. This directly supports up to 65,536 colors in a region. Alpha
blending by region or by pixel is available for mixing with video and background layers. The
above feature set, guarantees a smooth user interface and high performance for demanding
middlewares such as MHPâ¢.
The QAMi5107 is the first single chip cable STB IC to combine a very low cost solution with
advanced security features. DVB and ICAM descramblers together with a smart card
interface ensure that all the major conditional access systems can be supported.
1.1
QAM Demodulator features
â Decodes ITU-T J.83-Annexes A/C and DVB-C bit streams
â Processes Japanese transport stream multiplex frame (TSMF)
â High-performance integrated A/D converter suitable for direct IF architecture in all QAM
(quadrature amplitude modulation) modes
â Supports 16, 32, 64, 128 and 256 point constellations
â Very low power consumption
â Full digital demodulation
â Variable symbol rates
â Front derotator for better low symbol rate performance and relaxed tuner constraints
â Integrated matched filtering
â Robust integrated adaptive pre and post equalizer
â On-chip FEC A/C with ability to bypass individual blocks
â 10 programmable GPIO
â Two AGC outputs suitable for delayed AGC applications (sigma-delta outputs)
â Integrated signal quality monitors, plus lock indicator and interrupt function mapped to
GPIO pin
â Improved signal acquisition
â System clock generated on-chip from quartz crystal
â Low frequency crystal operations 4, 16, 25 - 30 MHz
â 4 I²C addresses
â Easy control and monitoring via 2-wire fast I2C bus
2/6
|
▷ |