 English |
|
|
|
|
|
|
|
| STM32F479XX Datasheet, PDF (178/217 Pages) STMicroelectronics – ARMCortex-M4 32b MCU+FPU, 225DMIPS, up to 2MB Flash/384+4KB RAM, USB OTG HS/FS, Ethernet, FMC, dual Quad-SPI, Crypto, Graphical accelerator, Camera IF, LCD-TFT & MIPI DSI | |||
| |||
| ◁ |
Electrical characteristics
STM32F479xx
NAND controller waveforms and timings
Figures 67 through 70 represent synchronous waveforms, and Table 100 and Table 101
provide the corresponding timings. The results shown in this table are obtained with the
following FMC configuration:
⢠COM.FMC_SetupTime = 0x01;
⢠COM.FMC_WaitSetupTime = 0x03;
⢠COM.FMC_HoldSetupTime = 0x02;
⢠COM.FMC_HiZSetupTime = 0x01;
⢠ATT.FMC_SetupTime = 0x01;
⢠ATT.FMC_WaitSetupTime = 0x03;
⢠ATT.FMC_HoldSetupTime = 0x02;
⢠ATT.FMC_HiZSetupTime = 0x01;
⢠Bank = FMC_Bank_NAND;
⢠MemoryDataWidth = FMC_MemoryDataWidth_16b;
⢠ECC = FMC_ECC_Enable;
⢠ECCPageSize = FMC_ECCPageSize_512Bytes;
⢠TCLRSetupTime = 0;
⢠TARSetupTime = 0;
⢠Capacitive load CL = 30 pF.
In all timing tables, the THCLK is the HCLK clock period.
Figure 67. NAND controller waveforms for read access
&-#?.#%X
!,% &-#?!
#,% &-#?!
&-#?.7%
&-#?./% .2%
&-#?$;=
TD!,%
./%
TSU$
./%
TH./%
!,%
TH./%
$
-36
178/217
DocID028010 Rev 3
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese