|
STM32L100RC Datasheet, PDF (1/104 Pages) STMicroelectronics – Reset and supply management | |||
|
STM32L100RC
Ultra-low-power 32b MCU ARM®-based Cortex®-M3, 256KB Flash,
16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC, memory I/F
Datasheet âproduction data
Features
⢠Ultra-low-power platform
â 1.65 V to 3.6 V power supply
â -40 °C to 105 °C temperature range
â 0.29 µA Standby mode (3 wakeup pins)
â 1.15 µA Standby mode + RTC
â 0.44 µA Stop mode (16 wakeup lines)
â 1.4 µA Stop mode + RTC
â 8.6 µA Low-power run mode
â 185 µA/MHz Run mode
â 10 nA ultra-low I/O leakage
â 8 µs wakeup time
⢠Core: ARM® Cortex®-M3 32-bit CPU
â From 32 kHz up to 32 MHz max
â 1.25 DMIPS/MHz (Dhrystone 2.1)
â Memory protection unit
⢠Reset and supply management
â Low-power, ultrasafe BOR (brownout reset)
with 5 selectable thresholds
â Ultra-low-power POR/PDR
â Programmable voltage detector (PVD)
⢠Clock sources
â 1 to 24 MHz crystal oscillator
â 32 kHz oscillator for RTC with calibration
â High Speed Internal 16 MHz
â Internal low-power 37 kHz RC
â Internal multispeed low-power 65 kHz to
4.2 MHz
â PLL for CPU clock and USB (48 MHz)
⢠Pre-programmed bootloader
â USB and USART supported
⢠Development support
â Serial wire debug supported
â JTAG supported
⢠51 fast I/Os (42 I/Os 5V tolerant), all mappable
on 16 external interrupt vectors
LQFP64 (10 Ã 10 mm)
⢠Memories
â 256 KB Flash memory with ECC
â 16 KB RAM
â 4 KB of true EEPROM with ECC
â 20 Byte backup register
⢠LCD Driver for up to 8x28 segments
⢠Analog peripherals
â 12-bit ADC 1Msps up to 20 channels
â 12-bit DACs 2 channels with output buffers
â 2x ultra-low-power-comparators
(window mode and wakeup capability)
⢠DMA controller 12x channels
⢠9x peripheral communication interfaces
â 1xUSB 2.0 (internal 48 MHz PLL)
â 3xUSART
â 3xSPI 16 Mbits/s (2x SPI with I2S)
â 2xI2C (SMBus/PMBus)
⢠10x timers: 6x 16-bit with up to 4 IC/OC/PWM
channels, 2x 16-bit basic timers, 2x watchdog
timers (independent and window)
⢠CRC calculation unit
March 2015
This is information on a product in full production.
DocID024995 Rev 4
1/104
www.st.com
|
▷ |