74LCX74_06 Datasheet, PDF (1/17 Pages) STMicroelectronics – Low voltage CMOS dual D-Type Flip Flop with 5V tolerant inputs

74LCX74
Low voltage CMOS dual D-Type Flip Flop
with 5V tolerant inputs
Features
■ 5V tolerant inputs
■ High speed:
– f_MAX = 150MHz (Max) at V_CC = 3V
■ Power down protection on inputs and outputs
■ Symmetrical output impedance:
– |I_OH| = I_OL = 24mA (Min) at V_CC = 3V
■ PCI bus levels guaranteed at 24mA
■ Balanced propagation delays:
– t_PLH ≅ t_PHL
■ Operating voltage range:
– V_CC (Opr) = 2.0V to 3.6V
■ Pin and function compatible with
74 series 74
■ Latch-up performance exceeds
500mA (JESD 17)
■ ESD performance:
– HBM > 2000V
(MIL STD 883 method 3015); MM > 200V
SO-14
TSSOP14
Description
The 74LCX74 is a low voltage CMOS dual D-type
flip flop with preset and clear non inverting
fabricated with sub-micron silicon gate and
double-layer metal wiring C²MOS technology. It is
ideal for low power and high speed 3.3V
applications; it can be interfaced to 5V signal
environment for inputs.
A signal on the D INPUT is transferred to the Q
OUTPUT during the positive going transition of
the clock pulse.
CLR and PR are independent of the clock and
accomplished by a low setting on the appropriate
input.
It has same speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
Order codes
Part number
74LCX74MTR
74LCX74TTR
July 2006
Package
SO-14
TSSOP14
Rev 8
Packaging
Tape and reel
Tape and reel
1/17
www.st.com
17