SST25LF020A_10 Datasheet, PDF (13/25 Pages) Silicon Storage Technology, Inc – 2 Mbit SPI Serial Flash

2 Mbit SPI Serial Flash
SST25LF020A
Sector-Erase
The Sector-Erase instruction clears all bits in the selected 4
KByte sector to FFH. A Sector-Erase instruction applied to
a protected memory area will be ignored. Prior to any Write
operation, the Write-Enable (WREN) instruction must be
executed. CE# must remain active low for the duration of
the any command sequence. The Sector-Erase instruction
is initiated by executing an 8-bit command, 20H, followed
by address bits [A₂₃-A₀]. Address bits [A_MS-A₁₂]
Data Sheet
(A_MS = Most Significant address) are used to determine the
sector address (SA_X), remaining address bits can be V_IL or
V_IH. CE# must be driven high before the instruction is exe-
cuted. The user may poll the Busy bit in the software status
register or wait T_SE for the completion of the internal self-
timed Sector-Erase cycle. See Figure 9 for the Sector-
Erase sequence.
CE#
MODE 3
SCK _{MODE 0}
0 1 2345 6 78
15 16
23 24 31
SI
20
ADD. ADD. ADD.
MSB
MSB
SO
HIGH IMPEDANCE
1242 F08.0
FIGURE 9: Sector-Erase Sequence
Block-Erase
The Block-Erase instruction clears all bits in the selected 32
KByte block to FFH. A Block-Erase instruction applied to a
protected memory area will be ignored. Prior to any Write
operation, the Write-Enable (WREN) instruction must be
executed. CE# must remain active low for the duration of
any command sequence. The Block-Erase instruction is
initiated by executing an 8-bit command, 52H, followed by
address bits [A₂₃-A₀]. Address bits [A_MS-A₁₅] (A_MS = Most
significant address) are used to determine block address
(BA_X), remaining address bits can be V_IL or V_IH. CE# must
be driven high before the instruction is executed. The user
may poll the Busy bit in the software status register or wait
T_BE for the completion of the internal self-timed Block-
Erase cycle. See Figure 10 for the Block-Erase sequence.
CE#
MODE 3
SCK _{MODE 0}
0 1 2345 6 78
15 16
23 24 31
SI
MSB
SO
FIGURE 10: Block-Erase Sequence
52
ADD. ADD.
MSB
HIGH IMPEDANCE
ADD.
1242 F09.0
©2010 Silicon Storage Technology, Inc.
13
S71242-07-000
01/10