 English |
|
|
|
|
|
|
|
| MB9B610T Datasheet, PDF (118/141 Pages) SPANSION – This document states the current technical specifications regarding | |||
| |||
| ◁ |
DataSheet
ï MII receiving (100Mbps/10Mbps)
(ETHVcc = 3.0V to 3.6V, 4.5V to 5.5V)
Parameter
Symbol
Pin name
(Vss = 0V, Ta = - 40°C to + 85°C, CL=25pF)
Conditions
Value
Min Max
Unit
Receiving Clock
Cycle time*
tRXCYC
E_RXCK0_REFCK
100 Mbps,
40 ns (typical)
10 Mbps,
400 ns (typical)
-
-
-
ns
-
ns
Receiving Clock
High pulse width duty
Receiving Clock
Low pulse width duty
tRXCYCH
tRXCYCL
E_RXCK0_REFCK
E_RXCK0_REFCK
tRXCYCH /
tRXCYC
tRXCYCL /
tRXCYC
35 65 %
35 65 %
E_RX03_RX11,
E_RX02_RX10,
Received data â REFCK â
Setup time
tMIIRXS
E_RX01,
E_RX00,
-
5
-
ns
E_RXDV0,
E_RXER0_RXDV1
E_RX03_RX11,
E_RX02_RX10,
REFCK â â Received data
Hold time
tMIIRXH
E_RX01,
E_RX00,
-
2
-
ns
E_RXDV0,
E_RXER0_RXDV1
*: The receiving clock 100 Mbps is fixed to 25 MHz or 2.5 MHz in the MII specifications.
The clock accuracy should meet the PHY-device specifications.
E_RXCK0_REFCK
E_RX03_RX11
E_RX02_RX10
E_RX01
E_RX00
E_RXDV0
E_RXER0_RXDV1
tRXCYC
VIHS
VILS
tRXCYCH
tRXCYCL
VIHS
VILS
tMIIRXS
VIHS
VILS
tMIIRXH
VIHS
February 10, 2015, MB9B610T-DS706-00014-3v0-E
115
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese